| Contents: |
Guide lines to VLSI design of neural nets / U. Ramacher -- (Junction) charge-coupled device technology for artificial neural networks / J. Hoekstra -- Analog storage of adjustable synaptic weights / E. Vittoz ... [et al.] -- Precision of computations in analog neural networks / M. Verleysen, P. Jespers -- Architectures for a biology-oriented neuroemulator / S.J. Prange, H. Klar -- Pulsed silicon neural networks : following the biological leader / A.F. Murray ... [et al.] -- ASICs for prototyping of pulse-density modulated neural networks / P. Richert ... [et al.] -- VLSI design of an associative memory based on distributed storage of information / U. Rückert. Silicon integration of learning algorithms and other auto-adaptive properties in a digital feedback neural network / P.Y. Alla ... [et al.] -- Fast design of digital dedicated neuro chips / J. Ouali, G. Saucier, J. Trilhe -- Digital neural network architecture and implementation / J.A. Vlontzos, S.Y. Kung -- Toroidal neural network : architecture and processor granularity issues / S. Jones ... [et al.] -- Unified description of neural algorithms for time-independent pattern recognition / U. Ramacher, B. Schürmann -- Design of a 1st generation neurocomputer / U. Ramacher ... [et al.] -- From hardware to software : designing a "neurostation" / P. Bessiere ... [et al.]. |
Cite/Export
Preview this item