skip to content
Chip multiprocessor architecture : techniques to improve throughput and latency Preview this item
ClosePreview this item
Checking...

Chip multiprocessor architecture : techniques to improve throughput and latency

Author: Oyekunle Ayinde Olukotun; Lance Stirling Hammond; James P Laudon
Publisher: [San Rafael, Calif.] : Morgan & Claypool Publishers, ©2007.
Series: Synthesis lectures in computer architecture (Online), #3.
Edition/Format:   eBook : Document : English : 1st edView all editions and formats
Summary:
Chip multiprocessors - also called multi-core microprocessors or CMPs for short - are now the only way to build high-performance microprocessors, for a variety of reasons. Large uniprocessors are no longer scaling in performance, because it is only possible to extract a limited amount of parallelism from a typical instruction stream using conventional superscalar instruction issue techniques. In addition, one cannot  Read more...
Rating:

(not yet rated) 0 with reviews - Be the first.

Subjects
More like this

 

Find a copy online

Links to this item

Find a copy in the library

&AllPage.SpinnerRetrieving; Finding libraries that hold this item...

Details

Genre/Form: Electronic books
Additional Physical Format: Print version:
Material Type: Document, Internet resource
Document Type: Internet Resource, Computer File
All Authors / Contributors: Oyekunle Ayinde Olukotun; Lance Stirling Hammond; James P Laudon
ISBN: 1598291238 9781598291230 159829122X 9781598291223
OCLC Number: 182519248
Notes: Title from PDF title page (viewed Nov. 26, 2007).
Description: 1 online resource (viii, 145 pages) : color illustrations, digital, PDF file.
Contents: The case for CMPs --
Improving throughput --
Improving latency automatically --
Improving latency using manual parallel programming --
A multicore world: The future of CMPs.
Series Title: Synthesis lectures in computer architecture (Online), #3.
Responsibility: Kunle Olukotun, Lance Hammond, James Laudon.

Abstract:

After a discussion of the basic pros and cons of chip multiprocessors (CMPs) when they are compared with conventional uniprocessors, this book examines how CMPs can best be designed to handle two  Read more...

Reviews

User-contributed reviews
Retrieving GoodReads reviews...
Retrieving DOGObooks reviews...

Tags

Be the first.
Confirm this request

You may have already requested this item. Please select Ok if you would like to proceed with this request anyway.

Linked Data


Primary Entity

<http://www.worldcat.org/oclc/182519248> # Chip multiprocessor architecture : techniques to improve throughput and latency
    a schema:Book, schema:CreativeWork, schema:MediaObject ;
   library:oclcnum "182519248" ;
   library:placeOfPublication <http://experiment.worldcat.org/entity/work/data/793945333#Place/san_rafael_calif> ; # San Rafael, Calif.
   library:placeOfPublication <http://id.loc.gov/vocabulary/countries/cau> ;
   schema:about <http://experiment.worldcat.org/entity/work/data/793945333#Topic/ordinateurs_architecture> ; # Ordinateurs--Architecture
   schema:about <http://experiment.worldcat.org/entity/work/data/793945333#Topic/parallelisme_informatique> ; # Parallélisme (Informatique)
   schema:about <http://id.worldcat.org/fast/872026> ; # Computer architecture
   schema:about <http://id.worldcat.org/fast/956040> ; # High performance processors
   schema:about <http://dewey.info/class/004.22/e22/> ;
   schema:about <http://id.worldcat.org/fast/1052928> ; # Parallel processing (Electronic computers)
   schema:about <http://experiment.worldcat.org/entity/work/data/793945333#Topic/processeurs_a_hautes_performances> ; # Processeurs à hautes performances
   schema:bookEdition "1st ed." ;
   schema:bookFormat schema:EBook ;
   schema:contributor <http://viaf.org/viaf/61339998> ; # James P. Laudon
   schema:contributor <http://viaf.org/viaf/66265949> ; # Lance Stirling Hammond
   schema:copyrightYear "2007" ;
   schema:creator <http://viaf.org/viaf/76111840> ; # Oyekunle Ayinde Olukotun
   schema:datePublished "2007" ;
   schema:description "Chip multiprocessors - also called multi-core microprocessors or CMPs for short - are now the only way to build high-performance microprocessors, for a variety of reasons. Large uniprocessors are no longer scaling in performance, because it is only possible to extract a limited amount of parallelism from a typical instruction stream using conventional superscalar instruction issue techniques. In addition, one cannot simply ratchet up the clock speed on today's processors, or the power dissipation will become prohibitive in all but water-cooled systems. Compounding these problems is the simple fact that with the immense numbers of transistors available on today's microprocessor chips, it is too costly to design and debug ever-larger processors every year or two."@en ;
   schema:description "The case for CMPs -- Improving throughput -- Improving latency automatically -- Improving latency using manual parallel programming -- A multicore world: The future of CMPs."@en ;
   schema:exampleOfWork <http://worldcat.org/entity/work/id/793945333> ;
   schema:genre "Electronic books"@en ;
   schema:inLanguage "en" ;
   schema:isPartOf <http://experiment.worldcat.org/entity/work/data/793945333#Series/synthesis_lectures_on_computer_architecture> ; # Synthesis lectures on computer architecture ;
   schema:isPartOf <http://experiment.worldcat.org/entity/work/data/793945333#Series/synthesis_lectures_in_computer_architecture_online> ; # Synthesis lectures in computer architecture (Online) ;
   schema:isSimilarTo <http://worldcat.org/entity/work/data/793945333#CreativeWork/> ;
   schema:name "Chip multiprocessor architecture : techniques to improve throughput and latency"@en ;
   schema:productID "182519248" ;
   schema:publication <http://www.worldcat.org/title/-/oclc/182519248#PublicationEvent/san_rafael_calif_morgan_&_claypool_publishers_2007> ;
   schema:publisher <http://experiment.worldcat.org/entity/work/data/793945333#Agent/morgan_&_claypool_publishers> ; # Morgan & Claypool Publishers
   schema:url <http://public.eblib.com/choice/publicfullrecord.aspx?p=881372> ;
   schema:url <http://dx.doi.org/10.2200/S00093ED1V01Y200707CAC003> ;
   schema:url <http://www.morganclaypool.com/doi/pdf/10.2200/S00093ED1V01Y200707CAC003> ;
   schema:url <http://site.ebrary.com/id/10511672> ;
   schema:url <http://uri.idm.oclc.org/login?url=http://dx.doi.org/10.2200/S00093ED1V01Y200707CAC003> ;
   schema:workExample <http://worldcat.org/isbn/9781598291230> ;
   schema:workExample <http://worldcat.org/isbn/9781598291223> ;
   wdrs:describedby <http://www.worldcat.org/title/-/oclc/182519248> ;
    .


Related Entities

<http://experiment.worldcat.org/entity/work/data/793945333#Agent/morgan_&_claypool_publishers> # Morgan & Claypool Publishers
    a bgn:Agent ;
   schema:name "Morgan & Claypool Publishers" ;
    .

<http://experiment.worldcat.org/entity/work/data/793945333#Place/san_rafael_calif> # San Rafael, Calif.
    a schema:Place ;
   schema:name "San Rafael, Calif." ;
    .

<http://experiment.worldcat.org/entity/work/data/793945333#Series/synthesis_lectures_in_computer_architecture_online> # Synthesis lectures in computer architecture (Online) ;
    a bgn:PublicationSeries ;
   schema:hasPart <http://www.worldcat.org/oclc/182519248> ; # Chip multiprocessor architecture : techniques to improve throughput and latency
   schema:name "Synthesis lectures in computer architecture (Online) ;" ;
    .

<http://experiment.worldcat.org/entity/work/data/793945333#Series/synthesis_lectures_on_computer_architecture> # Synthesis lectures on computer architecture ;
    a bgn:PublicationSeries ;
   schema:hasPart <http://www.worldcat.org/oclc/182519248> ; # Chip multiprocessor architecture : techniques to improve throughput and latency
   schema:name "Synthesis lectures on computer architecture ;" ;
    .

<http://experiment.worldcat.org/entity/work/data/793945333#Topic/ordinateurs_architecture> # Ordinateurs--Architecture
    a schema:Intangible ;
   schema:name "Ordinateurs--Architecture"@fr ;
    .

<http://experiment.worldcat.org/entity/work/data/793945333#Topic/parallelisme_informatique> # Parallélisme (Informatique)
    a schema:Intangible ;
   schema:name "Parallélisme (Informatique)"@fr ;
    .

<http://experiment.worldcat.org/entity/work/data/793945333#Topic/processeurs_a_hautes_performances> # Processeurs à hautes performances
    a schema:Intangible ;
   schema:name "Processeurs à hautes performances"@fr ;
    .

<http://id.worldcat.org/fast/1052928> # Parallel processing (Electronic computers)
    a schema:Intangible ;
   schema:name "Parallel processing (Electronic computers)"@en ;
    .

<http://id.worldcat.org/fast/872026> # Computer architecture
    a schema:Intangible ;
   schema:name "Computer architecture"@en ;
    .

<http://id.worldcat.org/fast/956040> # High performance processors
    a schema:Intangible ;
   schema:name "High performance processors"@en ;
    .

<http://viaf.org/viaf/61339998> # James P. Laudon
    a schema:Person ;
   schema:familyName "Laudon" ;
   schema:givenName "James P." ;
   schema:name "James P. Laudon" ;
    .

<http://viaf.org/viaf/66265949> # Lance Stirling Hammond
    a schema:Person ;
   schema:familyName "Hammond" ;
   schema:givenName "Lance Stirling" ;
   schema:name "Lance Stirling Hammond" ;
    .

<http://viaf.org/viaf/76111840> # Oyekunle Ayinde Olukotun
    a schema:Person ;
   schema:familyName "Olukotun" ;
   schema:givenName "Oyekunle Ayinde" ;
   schema:name "Oyekunle Ayinde Olukotun" ;
    .

<http://worldcat.org/entity/work/data/793945333#CreativeWork/>
    a schema:CreativeWork ;
   schema:description "Print version:" ;
   schema:isSimilarTo <http://www.worldcat.org/oclc/182519248> ; # Chip multiprocessor architecture : techniques to improve throughput and latency
    .

<http://worldcat.org/isbn/9781598291223>
    a schema:ProductModel ;
   schema:isbn "159829122X" ;
   schema:isbn "9781598291223" ;
    .

<http://worldcat.org/isbn/9781598291230>
    a schema:ProductModel ;
   schema:isbn "1598291238" ;
   schema:isbn "9781598291230" ;
    .

<http://www.worldcat.org/title/-/oclc/182519248>
    a genont:InformationResource, genont:ContentTypeGenericResource ;
   schema:about <http://www.worldcat.org/oclc/182519248> ; # Chip multiprocessor architecture : techniques to improve throughput and latency
   schema:dateModified "2017-12-24" ;
   void:inDataset <http://purl.oclc.org/dataset/WorldCat> ;
    .


Content-negotiable representations

Close Window

Please sign in to WorldCat 

Don't have an account? You can easily create a free account.