skip to content
Circuit design and simulation with VHDL Preview this item
ClosePreview this item
Checking...

Circuit design and simulation with VHDL

Author: Volnei A Pedroni
Publisher: Cambridge, Mass. : MIT Press, ©2010.
Edition/Format:   Print book : English : 2nd edView all editions and formats
Summary:
This text offers a comprehensive treatment of VHDL and its applications to the design and simulation of real, industry-standard circuits. It focuses on the use of VHDL rather than solely on the language, showing why and how certain types of circuits are inferred from the language constructs and how any of the four simulation categories can be implemented. It makes a rigorous distinction between VHDL for synthesis  Read more...
Rating:

(not yet rated) 0 with reviews - Be the first.

Subjects
More like this

 

Find a copy in the library

&AllPage.SpinnerRetrieving; Finding libraries that hold this item...

Details

Document Type: Book
All Authors / Contributors: Volnei A Pedroni
ISBN: 9780262014335 0262014335
OCLC Number: 468853962
Notes: Revised edition of: Circuit design with VHDL / Volnei A. Pedroni. 2004.
Description: xix, 608 pages : illustrations ; 24 cm
Contents: Machine generated contents note: I. CIRCUIT-LEVEL VHDL --
1. Introduction --
1.1. About VHDL --
1.2. VHDL Versions --
1.3. Design Flow --
1.4. EDA Tools --
1.5. Translation of VHDL Code into a Circuit --
1.6. Circuit Simulation --
1.7. VHDL Syntax --
1.8. Number and Character Representations in VHDL --
2. Code Structure --
2.1. Fundamental VHDL Units --
2.2. VHDL Libraries and Packages --
2.3. Library/Package Declarations --
2.4. Entity --
2.5. Architecture --
2.6. Generic --
2.7. Introductory VHDL Examples --
2.8. Coding Guidelines --
2.9. VHDL 2008 --
2.10. Exercises --
3. Data Types --
3.1. Introduction --
3.2. VHDL Objects --
3.3. Data-Type Libraries and Packages --
3.4. Type Classifications --
3.5. Standard Data Types --
3.6. Standard-Logic Data Types --
3.7. Unsigned and Signed Data Types --
3.8. Fixed-and Floating-Point Types --
3.9. Predefined Data Types Summary --
3.10. User-Defined Scalar Types --
3.11. User-Defined Array Types --
3.12. Integer versus Enumerated Indexing --
3.13. Array Slicing --
3.14. Records --
3.15. Subtypes --
3.16. Specifying PORT Arrays --
3.17. Qualified Types and Overloading --
3.18. Type Conversion --
3.19. Legal versus Illegal Assignments --
3.20. Access Types --
3.21. File Types --
3.22. VHDL 2008 --
3.23. Exercises --
4. Operators and Attributes --
4.1. Introduction --
4.2. Predefined Operators --
4.3. Overloaded and User-Defined Operators --
4.4. Predefined Attributes --
4.5. User-Defined Attributes --
4.6. Synthesis Attributes --
4.7. Group --
4.8. Alias --
4.9. VHDL 2008 --
4.10. Exercises --
5. Concurrent Code --
5.1. Introduction --
5.2. Using Operators --
5.3. When Statement --
5.4. Select Statement --
5.5. Generate Statement --
5.6. Implementing Sequential Circuits with Concurrent Code --
5.7. Implementing Arithmetic Circuits with Operators --
5.8. Preventing Combinational-Logic Simplification --
5.9. Allowing Multiple Signal Assignments --
5.10. VHDL 2008 --
5.11. Exercises --
6. Sequential Code --
6.1. Introduction --
6.2. Latches and Flip-flops --
6.3. Process --
6.4. IF Statement --
6.5. WAIT Statement --
6.6. Loop Statement --
6.7. Case Statement --
6.8. Case versus Select --
6.9. Implementing Combinational Circuits with Sequential Code --
6.10. VHDL 2008 --
6.11. Exercises --
7. Signal and Variable --
7.1. Introduction --
7.2. Signal --
7.3. Variable --
7.4. Signal versus Variable --
7.5. Inference of Registers --
7.6. Dual-Edge Circuits --
7.7. Making Multiple Signal Assignments --
7.8. Exercises --
II. SYSTEM-LEVEL VHDL --
8. Package and Component --
8.1. Introduction --
8.2. Package --
8.3. Component --
8.4. Generic Map --
8.5. Component Instantiation with Generate --
8.6. Configuration --
8.7. Block --
8.8. VHDL 2008 --
8.9. Exercises --
9. Function and Procedure --
9.1. Introduction --
9.2. Assert Statement --
9.3. Function --
9.4. Procedure --
9.5. Function versus Procedure Summary --
9.6. Overloading --
9.7. VHDL 2008 --
9.8. Exercises --
10. Simulation with VHDL Testbenches --
10.1. Introduction --
10.2. Simulation Types --
10.3. Writing Data to Files --
10.4. Reading Data From Files --
10.5. Graphical Simulation (Preparing the Design) --
10.6. Stimulus Generation --
10.7. General VHDL Template for Testbenches --
10.8. Type I Testbench (Manual Functional Simulation) --
10.9. Type II Testbench (Manual Timing Simulation) --
10.10. Type III Testbench (Automated Functional Simulation) --
10.11. Type IV Testbench (Automated Timing Simulation) --
10.12. Testbenches with Record Types --
10.13. Testbenches with Data Files --
10.14. Exercises --
III. EXTENDED AND ADVANCED DESIGNS --
11. VHDL Design of State Machines --
11.1. Introduction --
11.2. VHDL Template for FSMs --
11.3. Poor FSM Model --
11.4. FSM Encoding Styles --
11.5. State-Bypass Problem in FSMs --
11.6. Systematic Design Technique for Timed Machines --
11.7. FSMs with Repetitive States --
11.8. Other FSM Designs --
11.9. Exercises --
12. VHDL Design with Basic Displays --
12.1. Introduction --
12.2. Basic LED/SSD/LCD Driver --
12.3. Playing with a Seven-Segment Display --
12.4. Frequency Meter (with LCD) --
12.5. Digital Clock (With SSDs) --
12.6. Quick-Finger Game (With LEDs and SSDs) --
12.7. Other Designs with Basic Displays --
12.8. Exercises --
13. VHDL Design of Memory Circuits --
13.1. Introduction --
13.2. Implementing Bidirectional Buses --
13.3. Memory Initialization Files --
13.4. ROM Design --
13.5. RAM Design --
13.6. External Memory Interfaces --
13.7. Exercises --
14. VHDL Design of Serial Communication Circuits --
14.1. Introduction --
14.2. Data Serializers/Deserializers --
14.3. PS2 Interface --
14.4. I2C Interface --
14.5. SPI Interface --
14.6. TMDS Interface --
14.7. Video Interfaces: VGA, DVI, and FPD-Link --
14.8. Exercises --
15. VHDL Design of VGA Video Interfaces --
15.1. Introduction --
15.2. VGA Connector --
15.3. DDC and EDID --
15.4. Circuit Diagram --
15.5. Control Signals --
15.6. Pixel Signals --
15.7. Setup for the Experiments --
15.8. Comments on VHDL Code for VGA Systems --
15.9. Hardware-Generated Image --
15.10. Image Generation with a File and On-Chip Memory --
15.11. Arbitrary Image Generation with a File and Off-Chip Memory --
15.12. Image Equalization with Gamma Expansion --
15.13. Exercises --
16. VHDL Design of DVI Video Interfaces --
16.1. Introduction --
16.2. Circuit Diagram --
16.3. Display Resolutions --
16.4. DVI Types and DVI Connectors --
16.5. DVI versus HDMI --
16.6. Setup for the Experiments --
16.7. Hardware-Generated Image --
16.8. Other DVI Designs --
16.9. Exercises --
17. VHDL Design of FPD-Link Video Interfaces --
17.1. Introduction --
17.2. FPD-Link Encoder --
17.3. Setup for the Experiments --
17.4. Hardware-Generated Image --
17.5. Hardware-Generated Image with Characters --
17.6. Other Designs --
17.7. Exercises --
APPENDICES --
A. Programmable Logic Devices --
B. Altera Quartus II Tutorial --
C. Xilinx ISE Tutorial --
D. ModelSim Tutorial --
E. Altera DE2 Board Tutorial --
F. BMP-to-RAW File Converter Tutorial --
G. Using Macrofunctions --
H. Package standard (2002 and 2008) --
I. Package std_logic_1164 (1993 and 2008) --
J. Package numeric_std (1997 and 2008) --
K. Package std_logic_arith --
L. Package std_logic_signed --
M. Package textio (2002 and 2008) --
N. Package numeric_std_unsigned (2008) --
O. Reserved Words in VHDL 2008.
Responsibility: Volnei A. Pedroni.

Abstract:

A presentation of circuit synthesis and circuit simulation using VHDL (including VHDL 2008), with an emphasis on design examples and laboratory exercises.  Read more...

Reviews

Editorial reviews

Publisher Synopsis

"Volnei Pedroni explains what designers really need to know to build hardware with VHDL. This book sets the standard for how hardware description languages should be taught." David Money Harris, Read more...

 
User-contributed reviews
Retrieving GoodReads reviews...
Retrieving DOGObooks reviews...

Tags

Be the first.
Confirm this request

You may have already requested this item. Please select Ok if you would like to proceed with this request anyway.

Linked Data


Primary Entity

<http://www.worldcat.org/oclc/468853962> # Circuit design and simulation with VHDL
    a schema:Book, schema:CreativeWork ;
    library:oclcnum "468853962" ;
    library:placeOfPublication <http://id.loc.gov/vocabulary/countries/mau> ;
    library:placeOfPublication <http://experiment.worldcat.org/entity/work/data/3770016011#Place/cambridge_mass> ; # Cambridge, Mass.
    rdfs:seeAlso <http://experiment.worldcat.org/entity/work/data/3770016011#CreativeWork/circuit_design_with_vhdl> ; # Circuit design with VHDL.
    schema:about <http://id.worldcat.org/fast/1163476> ; # VHDL (Computer hardware description language)
    schema:about <http://experiment.worldcat.org/entity/work/data/3770016011#Topic/vhdl_hardvarubeskrivande_sprak> ; # VHDL (hårdvarubeskrivande språk)
    schema:about <http://experiment.worldcat.org/entity/work/data/3770016011#Topic/elektroniska_kretsar> ; # Elektroniska kretsar
    schema:about <http://dewey.info/class/621.395/e22/> ;
    schema:about <http://id.worldcat.org/fast/906862> ; # Electronic circuit design
    schema:about <http://id.worldcat.org/fast/1141401> ; # System design
    schema:bookEdition "2nd ed." ;
    schema:bookFormat bgn:PrintBook ;
    schema:contributor <http://experiment.worldcat.org/entity/work/data/3770016011#Person/pedroni_volnei_a> ; # Volnei A. Pedroni
    schema:copyrightYear "2010" ;
    schema:creator <http://experiment.worldcat.org/entity/work/data/3770016011#Person/pedroni_volnei_a> ; # Volnei A. Pedroni
    schema:datePublished "2010" ;
    schema:description "This text offers a comprehensive treatment of VHDL and its applications to the design and simulation of real, industry-standard circuits. It focuses on the use of VHDL rather than solely on the language, showing why and how certain types of circuits are inferred from the language constructs and how any of the four simulation categories can be implemented. It makes a rigorous distinction between VHDL for synthesis and VHDL for simulation. The VHDL codes in all design examples are complete, and circuit diagrams, physical synthesis in FPGAs, simulation results, and explanatory comments are included with the designs. The text reviews fundamental concepts of digital electronics and design and includes a series of appendixes that offer tutorials on important design tools including ISE, Quartus II, and ModelSim, as well as descriptions of programmable logic devices in which the designs are implemented, the DE2 development board, standard VHDL packages, and other features. All four VHDL editions (1987, 1993, 2002, and 2008) are covered. This expanded second edition is the first textbook on VHDL to include a detailed analysis of circuit simulation with VHDL testbenches in all four categories (nonautomated, fully automated, functional, and timing simulations), accompanied by complete practical examples. Chapters 1--9 have been updated, with new design examples and new details on such topics as data types and code statements. Chapter 10 is entirely new and deals exclusively with simulation. Chapters 11--17 are also entirely new, presenting extended and advanced designs with theoretical and practical coverage of serial data communications circuits, video circuits, and other topics. There are many more illustrations, and the exercises have been updated and their number more than doubled."@en ;
    schema:exampleOfWork <http://worldcat.org/entity/work/id/3770016011> ;
    schema:inLanguage "en" ;
    schema:name "Circuit design and simulation with VHDL"@en ;
    schema:productID "468853962" ;
    schema:publication <http://www.worldcat.org/title/-/oclc/468853962#PublicationEvent/cambridge_mass_mit_press_2010> ;
    schema:publisher <http://experiment.worldcat.org/entity/work/data/3770016011#Agent/mit_press> ; # MIT Press
    schema:workExample <http://worldcat.org/isbn/9780262014335> ;
    umbel:isLike <http://bnb.data.bl.uk/id/resource/GBB078026> ;
    wdrs:describedby <http://www.worldcat.org/title/-/oclc/468853962> ;
    .


Related Entities

<http://experiment.worldcat.org/entity/work/data/3770016011#Person/pedroni_volnei_a> # Volnei A. Pedroni
    a schema:Person ;
    schema:familyName "Pedroni" ;
    schema:givenName "Volnei A." ;
    schema:name "Volnei A. Pedroni" ;
    .

<http://experiment.worldcat.org/entity/work/data/3770016011#Place/cambridge_mass> # Cambridge, Mass.
    a schema:Place ;
    schema:name "Cambridge, Mass." ;
    .

<http://experiment.worldcat.org/entity/work/data/3770016011#Topic/elektroniska_kretsar> # Elektroniska kretsar
    a schema:Intangible ;
    schema:name "Elektroniska kretsar"@en ;
    .

<http://experiment.worldcat.org/entity/work/data/3770016011#Topic/vhdl_hardvarubeskrivande_sprak> # VHDL (hårdvarubeskrivande språk)
    a schema:Intangible ;
    schema:name "VHDL (hårdvarubeskrivande språk)"@en ;
    .

<http://id.worldcat.org/fast/1141401> # System design
    a schema:Intangible ;
    schema:name "System design"@en ;
    .

<http://id.worldcat.org/fast/1163476> # VHDL (Computer hardware description language)
    a schema:Intangible ;
    schema:name "VHDL (Computer hardware description language)"@en ;
    .

<http://id.worldcat.org/fast/906862> # Electronic circuit design
    a schema:Intangible ;
    schema:name "Electronic circuit design"@en ;
    .

<http://worldcat.org/isbn/9780262014335>
    a schema:ProductModel ;
    schema:isbn "0262014335" ;
    schema:isbn "9780262014335" ;
    .


Content-negotiable representations

Close Window

Please sign in to WorldCat 

Don't have an account? You can easily create a free account.