컨텐츠로 이동
Design for high performance, low power, and reliable 3D integrated circuits 해당 항목을 미리보기
닫기해당 항목을 미리보기
확인중입니다…

Design for high performance, low power, and reliable 3D integrated circuits

저자: Sung Kyu Lim
출판사: New York ; London : Springer, ©2013.
판/형식:   전자도서 : 문서 : 영어모든 판과 형식 보기
데이터베이스:WorldCat
요약:
This book describes the design of through-silicon-via (TSV) based three-dimensional integrated circuits. It includes details of numerous "manufacturing-ready" GDSII-level layouts of TSV-based 3D ICs, developed with tools covered in the book. Readers will benefit from the sign-off level analysis of timing, power, signal integrity, and thermo-mechanical reliability for 3D IC designs. Coverage also includes various  더 읽기…
평가:

(아무런 평가가 없습니다.) 0 리뷰와 함께 - 첫번째로 올려주세요.

주제
다음과 같습니다:

 

온라인으로 문서 찾기

이 항목에 대한 링크

도서관에서 사본 찾기

&AllPage.SpinnerRetrieving; 해당항목을 보유하고 있는 도서관을 찾는 중

상세정보

장르/형태: Electronic books
추가적인 물리적 형식: Print version:
Lim, Sung Kyu.
Design for high performance, low power, and reliable 3D integrated circuits.
New York ; London : Springer, 2012
(OCoLC)819520313
자료 유형: 문서, 인터넷 자료
문서 형식: 인터넷 자원, 컴퓨터 파일
모든 저자 / 참여자: Sung Kyu Lim
ISBN: 9781441995421 1441995420
OCLC 번호: 821614862
설명: 1 online resource (xxviii, 560 p.) : b ill. (some col.)
내용: Regular vs Irregular TSV Placementfor 3D IC --
Steiner Routingfor 3D IC --
Buffer Insertion for 3D IC.- Low Power Clock Routing for 3D IC --
Power Delivery Network Design for 3D IC --
3D Clock Routing for Pre-bond Testability --
TSV-to-TSV Coupling Analysis and Optimization --
TSV Current Crowding and Power Integrity --
Modeling of Atomic Concentration at the Wire-to-TSV Interface --
Multi-Objective Archetectural Floorplanning for 3D IC --
Thermal-aware Gate-level Placement for 3D IC --
3D IC Cooling with Micro-Fluidic Channels --
Mechanical Reliability Analysis and Optimization for 3D IC --
Impact of Mechanical Stress on Timing Variation for 3D IC --
Chip/Package Co-Analysis of Mechanical Stress for 3D IC --
3D Chip/Packaging Co-Analysis of Stress-Induced Timing Variations --
TSV Interfracial Crack Analysis and Optimization --
Ultra High Logic Designs Using Monolithic 3D Integration --
Impact of TSV Scaling on 3D IC Design Quality --
3D-MAPS: 3DMassively Parallel Processor with Stacked Memory.
책임: Sung Kyu Lim.
더 많은 정보:

초록:

This book describes a variety of algorithms and software tools, dedicated to the physical design of through-silicon-via (TSV) based, three-dimensional integrated circuits. It provides full details of  더 읽기…

리뷰

사용자-기여 리뷰
GoodReads 리뷰 가져오는 중…
DOGObooks 리뷰를 가지고 오는 중…

태그

첫번째 되기
요청하신 것을 확인하기

이 항목을 이미 요청하셨을 수도 있습니다. 만약 이 요청을 계속해서 진행하시려면 Ok을 선택하세요.

링크된 데이터


<http://www.worldcat.org/oclc/821614862>
library:oclcnum"821614862"
library:placeOfPublication
library:placeOfPublication
library:placeOfPublication
owl:sameAs<info:oclcnum/821614862>
rdf:typeschema:Book
schema:about
<http://id.loc.gov/authorities/subjects/sh2011002115>
rdf:typeschema:Intangible
schema:name"Three-dimensional integrated circuits--Design and construction."
schema:about
schema:about
schema:about
schema:about
schema:about
schema:bookFormatschema:EBook
schema:copyrightYear"2013"
schema:creator
schema:datePublished"2013"
schema:description"This book describes the design of through-silicon-via (TSV) based three-dimensional integrated circuits. It includes details of numerous "manufacturing-ready" GDSII-level layouts of TSV-based 3D ICs, developed with tools covered in the book. Readers will benefit from the sign-off level analysis of timing, power, signal integrity, and thermo-mechanical reliability for 3D IC designs. Coverage also includes various design-for-manufacturability (DFM), design-for-reliability (DFR), and design-for-testability (DFT) techniques that are considered critical to the 3D IC design process. Describes design issues and solutions for high performance and low power 3D ICs, such as the pros/cons of regular and irregular placement of TSVs, Steiner routing, buffer insertion, low power 3D clock routing, power delivery network design and clock design for pre-bond testability. Discusses topics in design-for-electrical-reliability for 3D ICs, such as TSV-to-TSV coupling, current crowding at the wire-to-TSV junction and the electro-migration failure mechanisms in TSVs. Covers design-for-thermal-reliability in 3D ICs, including thermal-aware architectural floorplanning, gate-level placement techniques to alleviate thermal problems, and co-design and co-analysis of thermal, power delivery, and performance. Includes issues affecting design-for-mechanical-reliability in 3D ICs, such as the co-efficient of thermal expansion (CTE) mismatch between TSV and silicon substrate, device mobility and full-chip timing variations, and the impact of package elements."
schema:description"Regular vs Irregular TSV Placementfor 3D IC -- Steiner Routingfor 3D IC -- Buffer Insertion for 3D IC.- Low Power Clock Routing for 3D IC -- Power Delivery Network Design for 3D IC -- 3D Clock Routing for Pre-bond Testability -- TSV-to-TSV Coupling Analysis and Optimization -- TSV Current Crowding and Power Integrity -- Modeling of Atomic Concentration at the Wire-to-TSV Interface -- Multi-Objective Archetectural Floorplanning for 3D IC -- Thermal-aware Gate-level Placement for 3D IC -- 3D IC Cooling with Micro-Fluidic Channels -- Mechanical Reliability Analysis and Optimization for 3D IC -- Impact of Mechanical Stress on Timing Variation for 3D IC -- Chip/Package Co-Analysis of Mechanical Stress for 3D IC -- 3D Chip/Packaging Co-Analysis of Stress-Induced Timing Variations -- TSV Interfracial Crack Analysis and Optimization -- Ultra High Logic Designs Using Monolithic 3D Integration -- Impact of TSV Scaling on 3D IC Design Quality -- 3D-MAPS: 3DMassively Parallel Processor with Stacked Memory."
schema:exampleOfWork<http://worldcat.org/entity/work/id/1183874594>
schema:genre"Electronic books."
schema:inLanguage"en"
schema:name"Design for high performance, low power, and reliable 3D integrated circuits"
schema:numberOfPages"560"
schema:publisher
schema:url
schema:url<http://lib.myilibrary.com?id=417738>
schema:url<http://site.ebrary.com/id/10631373>
schema:url<http://dx.doi.org/10.1007/978-1-4419-9542-1>
schema:url<http://search.ebscohost.com/login.aspx?direct=true&scope=site&db=nlebk&db=nlabk&AN=528267>
schema:workExample

Content-negotiable representations

윈도우 닫기

WorldCat에 로그인 하십시오 

계정이 없으세요? 아주 간단한 절차를 통하여 무료 계정을 만드실 수 있습니다.