跳至内容
Design for high performance, low power, and reliable 3D integrated circuits 線上預覽
關閉線上預覽
正在查...

Design for high performance, low power, and reliable 3D integrated circuits

作者: Sung Kyu Lim
出版商: New York ; London : Springer, ©2013.
版本/格式:   電子書 : 文獻 : 英語所有版本和格式的總覽
資料庫:WorldCat
提要:
This book describes the design of through-silicon-via (TSV) based three-dimensional integrated circuits. It includes details of numerous "manufacturing-ready" GDSII-level layouts of TSV-based 3D ICs, developed with tools covered in the book. Readers will benefit from the sign-off level analysis of timing, power, signal integrity, and thermo-mechanical reliability for 3D IC designs. Coverage also includes various  再讀一些...
評定級別:

(尚未評分) 0 附有評論 - 成爲第一個。

主題
更多類似這樣的

 

在線上查詢

與資料的連結

在圖書館查詢

&AllPage.SpinnerRetrieving; 正在查詢有此資料的圖書館...

詳細書目

類型/形式: Electronic books
其他的實體格式: Print version:
Lim, Sung Kyu.
Design for high performance, low power, and reliable 3D integrated circuits.
New York ; London : Springer, 2012
(OCoLC)819520313
資料類型: 文獻, 網際網路資源
文件類型: 網路資源, 電腦資料
所有的作者/貢獻者: Sung Kyu Lim
ISBN: 9781441995421 1441995420
OCLC系統控制編碼: 821614862
描述: 1 online resource (xxviii, 560 p.) : b ill. (some col.)
内容: Regular vs Irregular TSV Placementfor 3D IC --
Steiner Routingfor 3D IC --
Buffer Insertion for 3D IC.- Low Power Clock Routing for 3D IC --
Power Delivery Network Design for 3D IC --
3D Clock Routing for Pre-bond Testability --
TSV-to-TSV Coupling Analysis and Optimization --
TSV Current Crowding and Power Integrity --
Modeling of Atomic Concentration at the Wire-to-TSV Interface --
Multi-Objective Archetectural Floorplanning for 3D IC --
Thermal-aware Gate-level Placement for 3D IC --
3D IC Cooling with Micro-Fluidic Channels --
Mechanical Reliability Analysis and Optimization for 3D IC --
Impact of Mechanical Stress on Timing Variation for 3D IC --
Chip/Package Co-Analysis of Mechanical Stress for 3D IC --
3D Chip/Packaging Co-Analysis of Stress-Induced Timing Variations --
TSV Interfracial Crack Analysis and Optimization --
Ultra High Logic Designs Using Monolithic 3D Integration --
Impact of TSV Scaling on 3D IC Design Quality --
3D-MAPS: 3DMassively Parallel Processor with Stacked Memory.
責任: Sung Kyu Lim.
更多資訊:

摘要:

This book describes a variety of algorithms and software tools, dedicated to the physical design of through-silicon-via (TSV) based, three-dimensional integrated circuits. It provides full details of  再讀一些...

評論

讀者提供的評論
正在擷取GoodReads評論...
正在擷取DOGObooks的評論

標籤

成爲第一個
確認申請

你可能已經申請過這份資料。若還是想申請,請選確認。

連結資料


<http://www.worldcat.org/oclc/821614862>
library:oclcnum"821614862"
library:placeOfPublication
library:placeOfPublication
library:placeOfPublication
owl:sameAs<info:oclcnum/821614862>
rdf:typeschema:Book
schema:about
<http://id.loc.gov/authorities/subjects/sh2011002115>
rdf:typeschema:Intangible
schema:name"Three-dimensional integrated circuits--Design and construction."
schema:about
schema:about
schema:about
schema:about
schema:about
schema:bookFormatschema:EBook
schema:copyrightYear"2013"
schema:creator
schema:datePublished"2013"
schema:description"This book describes the design of through-silicon-via (TSV) based three-dimensional integrated circuits. It includes details of numerous "manufacturing-ready" GDSII-level layouts of TSV-based 3D ICs, developed with tools covered in the book. Readers will benefit from the sign-off level analysis of timing, power, signal integrity, and thermo-mechanical reliability for 3D IC designs. Coverage also includes various design-for-manufacturability (DFM), design-for-reliability (DFR), and design-for-testability (DFT) techniques that are considered critical to the 3D IC design process. Describes design issues and solutions for high performance and low power 3D ICs, such as the pros/cons of regular and irregular placement of TSVs, Steiner routing, buffer insertion, low power 3D clock routing, power delivery network design and clock design for pre-bond testability. Discusses topics in design-for-electrical-reliability for 3D ICs, such as TSV-to-TSV coupling, current crowding at the wire-to-TSV junction and the electro-migration failure mechanisms in TSVs. Covers design-for-thermal-reliability in 3D ICs, including thermal-aware architectural floorplanning, gate-level placement techniques to alleviate thermal problems, and co-design and co-analysis of thermal, power delivery, and performance. Includes issues affecting design-for-mechanical-reliability in 3D ICs, such as the co-efficient of thermal expansion (CTE) mismatch between TSV and silicon substrate, device mobility and full-chip timing variations, and the impact of package elements."
schema:description"Regular vs Irregular TSV Placementfor 3D IC -- Steiner Routingfor 3D IC -- Buffer Insertion for 3D IC.- Low Power Clock Routing for 3D IC -- Power Delivery Network Design for 3D IC -- 3D Clock Routing for Pre-bond Testability -- TSV-to-TSV Coupling Analysis and Optimization -- TSV Current Crowding and Power Integrity -- Modeling of Atomic Concentration at the Wire-to-TSV Interface -- Multi-Objective Archetectural Floorplanning for 3D IC -- Thermal-aware Gate-level Placement for 3D IC -- 3D IC Cooling with Micro-Fluidic Channels -- Mechanical Reliability Analysis and Optimization for 3D IC -- Impact of Mechanical Stress on Timing Variation for 3D IC -- Chip/Package Co-Analysis of Mechanical Stress for 3D IC -- 3D Chip/Packaging Co-Analysis of Stress-Induced Timing Variations -- TSV Interfracial Crack Analysis and Optimization -- Ultra High Logic Designs Using Monolithic 3D Integration -- Impact of TSV Scaling on 3D IC Design Quality -- 3D-MAPS: 3DMassively Parallel Processor with Stacked Memory."
schema:exampleOfWork<http://worldcat.org/entity/work/id/1183874594>
schema:genre"Electronic books."
schema:inLanguage"en"
schema:name"Design for high performance, low power, and reliable 3D integrated circuits"
schema:numberOfPages"560"
schema:publisher
schema:url
schema:url<http://lib.myilibrary.com?id=417738>
schema:url<http://site.ebrary.com/id/10631373>
schema:url<http://dx.doi.org/10.1007/978-1-4419-9542-1>
schema:url<http://search.ebscohost.com/login.aspx?direct=true&scope=site&db=nlebk&db=nlabk&AN=528267>
schema:workExample

Content-negotiable representations

關閉視窗

請登入WorldCat 

没有帳號嗎?你可很容易的 建立免費的帳號.