skip to content
Design to test : a definitive guide for electronic design, manufacture, and service Preview this item
ClosePreview this item

Design to test : a definitive guide for electronic design, manufacture, and service

Author: Jon L Turino
Publisher: New York, N.Y. : Van Nostrand Reinhold, ©1990.
Edition/Format:   Print book : English : 2nd edView all editions and formats

(not yet rated) 0 with reviews - Be the first.

More like this

Find a copy in the library

&AllPage.SpinnerRetrieving; Finding libraries that hold this item...


Additional Physical Format: Online version:
Turino, Jon L.
Design to test.
New York, N.Y. : Van Nostrand Reinhold, ©1990
Document Type: Book
All Authors / Contributors: Jon L Turino
ISBN: 0442001703 9780442001704
OCLC Number: 20671027
Description: xxii, 368 pages : illustrations ; 24 cm
Contents: 1 Introduction.- How (and Why) Circuits Are Tested.- Key Testability Techniques.- Testability Definitions.- Why Is Testability Important?.- Testability Awareness.- Testability Commitment.- Testability Benefits.- Testability Trends for the Future.- Design-to-Test Overview.- 2 System Level Guidelines.- System Analysis.- System Level Testability Guidelines.- 3 General Digital Circuit Guidelines.- Initialization.- Asynchronous Circuits and One-Shots.- Interfaces.- Built-in Test Diagnostics.- Feedback Loops.- Oscillators and Clocks.- Fan-in and Fan-out Considerations.- Bussed Logic.- Buffers.- Visibility Points.- Partitioning Functions into Logically Separable Units.- Wired OR/AND Functions.- Counters and Shift Registers.- Additional General Digital Board Guidelines.- Guidelines for Programmable Logic Devices.- 4 General Analog Circuit Guidelines.- General Analog Testability Guidelines.- Analog Circuit Elements.- Frequency Considerations.- High-Frequency Analog Circuits 81 Additional General Analog Circuit Guidelines.- Testability Guidelines for Hybrid Circuits.- 5 LSI/VLSI Board Level Guidelines.- LSI/VLSI Board Advantages and Disadvantages.- Partitioning of LSI/VLSI-Based Boards.- Controllability of LSI/VLSI-Based Boards.- Visibility on LSI/VLSI-Based Boards.- Initialization.- Synchronization.- Self-Tests.- Device Standardization.- Summary of LSI/VLSI Board Guidelines.- 6 Merchant Devices on Boards.- General Guidelines Using Merchant Devices.- The 8080A Microprocessor Family.- The 8085A Microprocessor Family.- The 8048 Microprocessor Family.- The 8086 Microprocessor Family.- The 80186 Processor.- The 80286 Processor.- The 80386 Processor.- The Z80 Microprocessor Family.- The Z8000 Microprocessor Family.- The 6800 Microprocessor Family.- The 2901 Microprocessor Family.- The 68000 Processor Family.- The 68020 Processor.- The 68030 Processor.- The 88000 RISC Processor Family.- The 320C2x DSP Device Family.- Merchant Semiconductor Use Guidelines Summary.- 7 LSI/VLSI ASIC Level Techniques.- Level Sensitive Scan Design (LSSD).- Scan Path.- Scan/Set Logic.- Random Access Scan 169 Built-in Logic Block Observation (BILBO).- Signature Analysis.- Reduced Intrusion Scan Path (RISP).- Using Device Scan Paths for Board Level Testing.- Cross Check Technology Embedded Testability.- 8 Boundary Scan.- Board Test Problems as a Basis for Boundary Scan.- Boundary Scan Description.- Test Access Port Description.- Boundary Scan TAP Interconnection and Operation.- Types of Tests Using Boundary Scan.- Boundary Scan Cell Designs.- 9 Built-in Test (BIT) Approaches.- BIT Implementation Requirements.- BIT Access Bus Alternatives.- Chip Level BIT Implementations.- Dual-Port BIT Bus Implementations.- Built-in Test and Human Interactions.- Real-Time On-line Monitoring.- 10 Testability Busses.- The Proposed IEEE Standard Testability Bus.- Testability Busses and LSSD.- Testability Busses and Boundary Scan.- Testability Busses and Scan/Set.- TM and E-TM Testability Busses.- Testability Busses and the TAP.- Real-Time Testability Busses and Multiplexing.- Combination Serial/Real-Time Testability Bus.- Analog Testability Bus Implementation.- Testability Bus Configuration Options.- Testability Busses and ATE.- 11 Mechanical Guidelines.- Overall Test Philosophy.- Accessibility.- Connectors.- Board Layout Guidelines.- Adjustments.- Other Physical Guidelines.- 12 Surface Mount Technology Guidelines.- Mechanical Guidelines for SMT Board Design.- Electrical Guidelines for SMT Board Design.- 13 Software Guidelines.- Hardware Design Factors Required for Software Testability.- General Software Design Guidelines.- Specific Guidelines for Test Control.- Specific Guidelines for Test Modules.- Specific Guidelines for System Level Diagnostics.- Memory Tests.- Specific Guidelines for LRU Testing.- Test Software Development Plans.- 14 Testability Documentation.- Test Software Documentation.- Hardware Documentation.- 15 Implementation Guidelines.- Testability Program Flow.- Design Reviews.- Digital T-Score Rating System and Checklists.- 16 Test Techniques and Strategies.- Production Test Flows.- Cable, Backplane, and Bare Board Continuity Testing.- Loaded Board Opens and Shorts Testing.- In-Circuit Inspection Board Testing.- Manufacturing Defects Testing.- Digital Functional Testing.- Analog PCB Test Equipment.- Combinational Testers.- Choosing a Test Strategy.- Appendix A Testability Checklists.- Appendix B Digital T-Score Rating System.
Responsibility: Jon Turino.


User-contributed reviews
Retrieving GoodReads reviews...
Retrieving DOGObooks reviews...


Be the first.
Confirm this request

You may have already requested this item. Please select Ok if you would like to proceed with this request anyway.

Linked Data

Primary Entity

<> # Design to test : a definitive guide for electronic design, manufacture, and service
    a schema:Book, schema:CreativeWork ;
   library:oclcnum "20671027" ;
   library:placeOfPublication <> ;
   library:placeOfPublication <> ; # New York, N.Y.
   schema:about <> ; # Integrated circuits--Testing
   schema:about <> ;
   schema:about <> ; # Circuits intégrés--Essais
   schema:about <> ; # Integrated circuits--Testing
   schema:about <> ; # Test
   schema:about <> ; # Integrierte Schaltung
   schema:about <> ; # Integrated circuits--Testing
   schema:bookEdition "2nd ed." ;
   schema:bookFormat bgn:PrintBook ;
   schema:copyrightYear "1990" ;
   schema:creator <> ; # Jon L. Turino
   schema:datePublished "1990" ;
   schema:exampleOfWork <> ;
   schema:inLanguage "en" ;
   schema:isSimilarTo <> ;
   schema:name "Design to test : a definitive guide for electronic design, manufacture, and service"@en ;
   schema:productID "20671027" ;
   schema:publication <> ;
   schema:publisher <> ; # Van Nostrand Reinhold
   schema:workExample <> ;
   wdrs:describedby <> ;

Related Entities

<> # Van Nostrand Reinhold
    a bgn:Agent ;
   schema:name "Van Nostrand Reinhold" ;

<> # Circuits intégrés--Essais
    a schema:Intangible ;
   schema:name "Circuits intégrés--Essais"@fr ;

<> # Integrated circuits--Testing
    a schema:Intangible ;
   schema:name "Integrated circuits--Testing"@en ;

<> # Integrierte Schaltung
    a schema:Intangible ;
   schema:name "Integrierte Schaltung"@en ;

<> # Integrated circuits--Testing
    a schema:Intangible ;
   schema:name "Integrated circuits--Testing"@en ;

<> # Integrated circuits--Testing
    a schema:Intangible ;
   schema:name "Integrated circuits--Testing"@en ;

<> # Jon L. Turino
    a schema:Person ;
   schema:familyName "Turino" ;
   schema:givenName "Jon L." ;
   schema:name "Jon L. Turino" ;

    a schema:ProductModel ;
   schema:isbn "0442001703" ;
   schema:isbn "9780442001704" ;

    a schema:CreativeWork ;
   rdfs:label "Design to test." ;
   schema:description "Online version:" ;
   schema:isSimilarTo <> ; # Design to test : a definitive guide for electronic design, manufacture, and service

    a genont:InformationResource, genont:ContentTypeGenericResource ;
   schema:about <> ; # Design to test : a definitive guide for electronic design, manufacture, and service
   schema:dateModified "2018-03-12" ;
   void:inDataset <> ;

Content-negotiable representations

Close Window

Please sign in to WorldCat 

Don't have an account? You can easily create a free account.