skip to content
Energy-efficient flow control for on-chip networks Preview this item
ClosePreview this item
Checking...

Energy-efficient flow control for on-chip networks

Author: Georgios Michelogiannakis; William Dally; Christoforos Kozyrakis; Nick McKeown; Stanford University. Department of Electrical Engineering.
Publisher: 2012.
Dissertation: Ph. D. Stanford University 2012
Edition/Format:   Thesis/dissertation : Document : Thesis/dissertation : eBook   Computer File : English
Summary:
With the emergence of on-chip networks, the power consumed by router buffers has become a primary concern. Bufferless flow control has been proposed to address this issue by removing router buffers and handling contention by dropping or deflecting flits. In this thesis, we compare virtual-channel (buffered) and deflection (packet-switched bufferless) flow control. Our study shows that unless process constraints lead  Read more...
Rating:

(not yet rated) 0 with reviews - Be the first.

Find a copy online

Links to this item

Find a copy in the library

&AllPage.SpinnerRetrieving; Finding libraries that hold this item...

Details

Material Type: Document, Thesis/dissertation, Internet resource
Document Type: Internet Resource, Computer File
All Authors / Contributors: Georgios Michelogiannakis; William Dally; Christoforos Kozyrakis; Nick McKeown; Stanford University. Department of Electrical Engineering.
OCLC Number: 798216138
Notes: Submitted to the Department of Electrical Engineering.
Description: 1 online resource
Responsibility: Georgios Michelogiannakis.

Abstract:

With the emergence of on-chip networks, the power consumed by router buffers has become a primary concern. Bufferless flow control has been proposed to address this issue by removing router buffers and handling contention by dropping or deflecting flits. In this thesis, we compare virtual-channel (buffered) and deflection (packet-switched bufferless) flow control. Our study shows that unless process constraints lead to excessively costly buffers, the performance, cost and increased complexity of deflection flow control outweigh its potential gains. To provide buffering in the network but without the cost and timing overhead of router buffers, we propose elastic buffer (EB) flow control which adds simple control logic in the channels to use pipeline flip-flops (FFs) as EBs with two storage locations. This way, channels act as distributed FIFOs and input buffers as well as the complexity for virtual channels (VCs) are no longer required. Therefore, EB networks have a shorter cycle time and offer more throughput per unit power than VC networks. We also propose a hybrid EB-VC router which is used to provide traffic separation for a number of traffic classes large enough for duplicate physical channels to be inefficient. These hybrid routers offer more throughput per unit power than both EB and VC routers. Finally, this thesis proposes packet chaining, which addresses the tradeoff between allocation quality and cycle time traditionally present in routers with VCs. Packet chaining is a simple and effective method to increase allocator matching efficiency to be comparable or superior to more complex and slower allocators without extending cycle time, particularly suited to networks with short packets.

Reviews

User-contributed reviews
Retrieving GoodReads reviews...
Retrieving DOGObooks reviews...

Tags

Be the first.
Confirm this request

You may have already requested this item. Please select Ok if you would like to proceed with this request anyway.

Linked Data


Primary Entity

<http://www.worldcat.org/oclc/798216138> # Energy-efficient flow control for on-chip networks
    a schema:Book, bgn:Thesis, schema:MediaObject, schema:CreativeWork, pto:Web_document ;
   bgn:inSupportOf "" ;
   library:oclcnum "798216138" ;
   schema:contributor <http://viaf.org/viaf/117435334> ; # Christoforos Kozyrakis
   schema:contributor <http://viaf.org/viaf/120534812> ; # Nick McKeown
   schema:contributor <http://viaf.org/viaf/124792045> ; # Stanford University. Department of Electrical Engineering.
   schema:contributor <http://viaf.org/viaf/51568375> ; # William Dally
   schema:creator <http://experiment.worldcat.org/entity/work/data/1123405611#Person/michelogiannakis_georgios> ; # Georgios Michelogiannakis
   schema:datePublished "2012" ;
   schema:description "With the emergence of on-chip networks, the power consumed by router buffers has become a primary concern. Bufferless flow control has been proposed to address this issue by removing router buffers and handling contention by dropping or deflecting flits. In this thesis, we compare virtual-channel (buffered) and deflection (packet-switched bufferless) flow control. Our study shows that unless process constraints lead to excessively costly buffers, the performance, cost and increased complexity of deflection flow control outweigh its potential gains. To provide buffering in the network but without the cost and timing overhead of router buffers, we propose elastic buffer (EB) flow control which adds simple control logic in the channels to use pipeline flip-flops (FFs) as EBs with two storage locations. This way, channels act as distributed FIFOs and input buffers as well as the complexity for virtual channels (VCs) are no longer required. Therefore, EB networks have a shorter cycle time and offer more throughput per unit power than VC networks. We also propose a hybrid EB-VC router which is used to provide traffic separation for a number of traffic classes large enough for duplicate physical channels to be inefficient. These hybrid routers offer more throughput per unit power than both EB and VC routers. Finally, this thesis proposes packet chaining, which addresses the tradeoff between allocation quality and cycle time traditionally present in routers with VCs. Packet chaining is a simple and effective method to increase allocator matching efficiency to be comparable or superior to more complex and slower allocators without extending cycle time, particularly suited to networks with short packets."@en ;
   schema:exampleOfWork <http://worldcat.org/entity/work/id/1123405611> ;
   schema:inLanguage "en" ;
   schema:name "Energy-efficient flow control for on-chip networks"@en ;
   schema:productID "798216138" ;
   schema:publication <http://www.worldcat.org/title/-/oclc/798216138#PublicationEvent/2012> ;
   schema:url <http://purl.stanford.edu/kd581jt4218> ;
   wdrs:describedby <http://www.worldcat.org/title/-/oclc/798216138> ;
    .


Related Entities

<http://experiment.worldcat.org/entity/work/data/1123405611#Person/michelogiannakis_georgios> # Georgios Michelogiannakis
    a schema:Person ;
   schema:familyName "Michelogiannakis" ;
   schema:givenName "Georgios" ;
   schema:name "Georgios Michelogiannakis" ;
    .

<http://viaf.org/viaf/117435334> # Christoforos Kozyrakis
    a schema:Person ;
   schema:birthDate "1974" ;
   schema:familyName "Kozyrakis" ;
   schema:givenName "Christoforos" ;
   schema:name "Christoforos Kozyrakis" ;
    .

<http://viaf.org/viaf/120534812> # Nick McKeown
    a schema:Person ;
   schema:familyName "McKeown" ;
   schema:givenName "Nick" ;
   schema:name "Nick McKeown" ;
    .

<http://viaf.org/viaf/124792045> # Stanford University. Department of Electrical Engineering.
    a schema:Organization ;
   schema:name "Stanford University. Department of Electrical Engineering." ;
    .

<http://viaf.org/viaf/51568375> # William Dally
    a schema:Person ;
   schema:familyName "Dally" ;
   schema:givenName "William" ;
   schema:name "William Dally" ;
    .


Content-negotiable representations

Close Window

Please sign in to WorldCat 

Don't have an account? You can easily create a free account.