skip to content
Fast and accurate performance simulation of out-of-order processing cores in embedded systems Preview this item
ClosePreview this item
Checking...

Fast and accurate performance simulation of out-of-order processing cores in embedded systems

Author: Roman Plyaskin
Publisher: 2014.
Dissertation: München, Techn. Univ., Diss., 2014.
Edition/Format:   Thesis/dissertation : Thesis/dissertation : eBook   Computer File : EnglishView all editions and formats
Rating:

(not yet rated) 0 with reviews - Be the first.

Subjects
More like this

 

Find a copy online

Links to this item

Find a copy in the library

&AllPage.SpinnerRetrieving; Finding libraries that hold this item...

Details

Material Type: Thesis/dissertation, Internet resource
Document Type: Internet Resource, Computer File
All Authors / Contributors: Roman Plyaskin
OCLC Number: 889561651
Description: 1 online resource (XVI, 186 S. :) graph. Darst.
Responsibility: Roman Plyaskin.

Reviews

User-contributed reviews
Retrieving GoodReads reviews...
Retrieving DOGObooks reviews...

Tags

Be the first.

Similar Items

Related Subjects:(1)

Confirm this request

You may have already requested this item. Please select Ok if you would like to proceed with this request anyway.

Linked Data


Primary Entity

<http://www.worldcat.org/oclc/889561651> # Fast and accurate performance simulation of out-of-order processing cores in embedded systems
    a schema:CreativeWork, bgn:Thesis, schema:Book, pto:Web_document ;
   bgn:inSupportOf "München, Techn. Univ., Diss., 2014." ;
   library:oclcnum "889561651" ;
   schema:about <http://dewey.info/class/004/> ;
   schema:about <http://experiment.worldcat.org/entity/work/data/2249958204#Thing/elt_elektrotechnik> ; # ELT Elektrotechnik
   schema:creator <http://experiment.worldcat.org/entity/work/data/2249958204#Person/plyaskin_roman> ; # Roman Plyaskin
   schema:datePublished "2014" ;
   schema:exampleOfWork <http://worldcat.org/entity/work/id/2249958204> ;
   schema:inLanguage "en" ;
   schema:name "Fast and accurate performance simulation of out-of-order processing cores in embedded systems" ;
   schema:productID "889561651" ;
   schema:publication <http://www.worldcat.org/title/-/oclc/889561651#PublicationEvent/2014> ;
   schema:url <https://mediatum.ub.tum.de/node?id=1177419> ;
   schema:url <http://nbn-resolving.de/urn/resolver.pl?urn:nbn:de:bvb:91-diss-20140724-1177419-0-4> ;
   schema:url <http://nbn-resolving.de/urn:nbn:de:bvb:91-diss-20140724-1177419-0-4> ;
   umbel:isLike <http://d-nb.info/1054753393> ;
   wdrs:describedby <http://www.worldcat.org/title/-/oclc/889561651> ;
    .


Related Entities

<http://experiment.worldcat.org/entity/work/data/2249958204#Thing/elt_elektrotechnik> # ELT Elektrotechnik
    a schema:Thing ;
   schema:name "ELT Elektrotechnik" ;
    .

<http://www.worldcat.org/title/-/oclc/889561651>
    a genont:InformationResource, genont:ContentTypeGenericResource ;
   schema:about <http://www.worldcat.org/oclc/889561651> ; # Fast and accurate performance simulation of out-of-order processing cores in embedded systems
   schema:dateModified "2017-12-24" ;
   void:inDataset <http://purl.oclc.org/dataset/WorldCat> ;
    .


Content-negotiable representations

Close Window

Please sign in to WorldCat 

Don't have an account? You can easily create a free account.