doorgaan naar inhoud
Logical effort : designing fast CMOS circuits Voorbeeldweergave van dit item
SluitenVoorbeeldweergave van dit item
Bezig met controle...

Logical effort : designing fast CMOS circuits

Auteur: Ivan Edward Sutherland; Robert F Sproull; David Harris
Uitgever: San Francisco, Calif. : Morgan Kaufmann Publishers, ©1999.
Editie/Formaat:   Print book : EngelsAlle edities en materiaalsoorten bekijken.
Database:WorldCat
Samenvatting:
Designers of high-speed integrated circuits face a bewildering array of choices and too often spend frustrating days tweaking gates to meet speed targets. Logical Effort: Designing Fast CMOS Circuits makes high-speed design easier and more methodical, providing a simple and broadly applicable method for estimating the delay resulting from factors such as topology, capacitance, and gate sizes.
Beoordeling:

(nog niet beoordeeld) 0 met beoordelingen - U bent de eerste

Onderwerpen
Meer in deze trant

 

Zoeken naar een in de bibliotheek beschikbaar exemplaar

&AllPage.SpinnerRetrieving; Bibliotheken met dit item worden gezocht…

Details

Aanvullende fysieke materiaalsoort: Online version:
Sutherland, Ivan Edward, 1938-
Logical effort.
San Francisco, Calif. : Morgan Kaufmann Publishers, ©1999
(OCoLC)607221365
Genre: Internetbron
Soort document: Boek, Internetbron
Alle auteurs / medewerkers: Ivan Edward Sutherland; Robert F Sproull; David Harris
ISBN: 1558605576 9781558605572
OCLC-nummer: 40534543
Beschrijving: xv, 239 pages : illustrations ; 24 cm
Inhoud: 1. The Method of Logical Effort --
2. Design Examples --
3. Deriving the Method of Logical Effort --
4. Calculating the Logical Effort of Gates --
5. Calibrating the Model --
6. Asymmetric Logic Gates --
7. Unequal Rising and Falling Delays --
8. Circuit Families --
9. Forks of Amplifiers --
10. Branches and Interconnect --
11. Wide Structures --
12. Concluisons --
App. A. Cast of Characters --
App. B. Reference Process Parameters --
App. C. Solutions to Selected Exercises.
Verantwoordelijkheid: Ivan Sutherland, Robert Sproull, David Harris.
Meer informatie:

Fragment:

Designers of high-speed integrated circuits face a bewildering array of choices and too often spend frustrating days tweaking gates to meet speed targets. Logical Effort: Designing Fast CMOS Circuits makes high-speed design easier and more methodical, providing a simple and broadly applicable method for estimating the delay resulting from factors such as topology, capacitance, and gate sizes.

The brainchild of circuit and computer graphics pioneers Ivan Sutherland and Bob Sproull, "logical effort" will change the way you approach design challenges. This book begins by equipping you with a sound understanding of the method's essential procedures and concepts - so you can apply it immediately. Later chapters explore the theory behind the method and detail its specialized applications.

Beoordelingen

Beoordelingen door gebruikers
Beoordelingen van GoodReads worden opgehaald...
Bezig met opvragen DOGObooks-reviews...

Tags

U bent de eerste.
Bevestig deze aanvraag

Misschien heeft u dit item reeds aangevraagd. Selecteer a.u.b. Ok als u toch wilt doorgaan met deze aanvraag.

Gekoppelde data


Primary Entity

<http://www.worldcat.org/oclc/40534543> # Logical effort : designing fast CMOS circuits
    a schema:Book, schema:CreativeWork ;
    library:oclcnum "40534543" ;
    library:placeOfPublication <http://id.loc.gov/vocabulary/countries/cau> ;
    library:placeOfPublication <http://experiment.worldcat.org/entity/work/data/312227148#Place/san_francisco_calif> ; # San Francisco, Calif.
    schema:about <http://id.loc.gov/authorities/subjects/sh2008107701> ; # Metal oxide semiconductors, Complementary--Design and construction
    schema:about <http://experiment.worldcat.org/entity/work/data/312227148#Topic/delay_faults_semiconductors> ; # Delay faults (Semiconductors)
    schema:about <http://experiment.worldcat.org/entity/work/data/312227148#Topic/structure_logique> ; # Structure logique
    schema:about <http://experiment.worldcat.org/entity/work/data/312227148#Topic/logic_devices> ; # Logic devices
    schema:about <http://experiment.worldcat.org/entity/work/data/312227148#Topic/cmos_circuit_integre> ; # CMOS (Circuit intégré)
    schema:about <http://experiment.worldcat.org/entity/work/data/312227148#Topic/metal_oxide_semiconductors_complementary_design_and_construction> ; # Metal oxide semiconductors, Complementary--Design and construction
    schema:about <http://experiment.worldcat.org/entity/work/data/312227148#Topic/metal_oxide_semiconductors_complementary> ; # Metal oxide semiconductors, Complementary
    schema:about <http://dewey.info/class/621.38152/e21/> ;
    schema:about <http://experiment.worldcat.org/entity/work/data/312227148#Topic/logic_design> ; # Logic design
    schema:bookFormat bgn:PrintBook ;
    schema:contributor <http://viaf.org/viaf/165021327> ; # David F. Harris
    schema:contributor <http://viaf.org/viaf/69548152> ; # Robert F. Sproull
    schema:copyrightYear "1999" ;
    schema:creator <http://viaf.org/viaf/8657809> ; # Ivan Edward Sutherland
    schema:datePublished "1999" ;
    schema:description "The brainchild of circuit and computer graphics pioneers Ivan Sutherland and Bob Sproull, "logical effort" will change the way you approach design challenges. This book begins by equipping you with a sound understanding of the method's essential procedures and concepts - so you can apply it immediately. Later chapters explore the theory behind the method and detail its specialized applications."@en ;
    schema:description "Designers of high-speed integrated circuits face a bewildering array of choices and too often spend frustrating days tweaking gates to meet speed targets. Logical Effort: Designing Fast CMOS Circuits makes high-speed design easier and more methodical, providing a simple and broadly applicable method for estimating the delay resulting from factors such as topology, capacitance, and gate sizes."@en ;
    schema:exampleOfWork <http://worldcat.org/entity/work/id/312227148> ;
    schema:inLanguage "en" ;
    schema:isSimilarTo <http://www.worldcat.org/oclc/607221365> ;
    schema:name "Logical effort : designing fast CMOS circuits"@en ;
    schema:productID "40534543" ;
    schema:publication <http://www.worldcat.org/title/-/oclc/40534543#PublicationEvent/san_francisco_calif_morgan_kaufmann_publishers_1999> ;
    schema:publisher <http://experiment.worldcat.org/entity/work/data/312227148#Agent/morgan_kaufmann_publishers> ; # Morgan Kaufmann Publishers
    schema:url <http://catdir.loc.gov/catdir/toc/els032/98053860.html> ;
    schema:workExample <http://worldcat.org/isbn/9781558605572> ;
    umbel:isLike <http://bnb.data.bl.uk/id/resource/GB9928590> ;
    wdrs:describedby <http://www.worldcat.org/title/-/oclc/40534543> ;
    .


Related Entities

<http://experiment.worldcat.org/entity/work/data/312227148#Agent/morgan_kaufmann_publishers> # Morgan Kaufmann Publishers
    a bgn:Agent ;
    schema:name "Morgan Kaufmann Publishers" ;
    .

<http://experiment.worldcat.org/entity/work/data/312227148#Place/san_francisco_calif> # San Francisco, Calif.
    a schema:Place ;
    schema:name "San Francisco, Calif." ;
    .

<http://experiment.worldcat.org/entity/work/data/312227148#Topic/cmos_circuit_integre> # CMOS (Circuit intégré)
    a schema:Intangible ;
    schema:name "CMOS (Circuit intégré)"@en ;
    .

<http://experiment.worldcat.org/entity/work/data/312227148#Topic/delay_faults_semiconductors> # Delay faults (Semiconductors)
    a schema:Intangible ;
    schema:name "Delay faults (Semiconductors)"@en ;
    .

<http://experiment.worldcat.org/entity/work/data/312227148#Topic/metal_oxide_semiconductors_complementary> # Metal oxide semiconductors, Complementary
    a schema:Intangible ;
    schema:name "Metal oxide semiconductors, Complementary"@en ;
    .

<http://experiment.worldcat.org/entity/work/data/312227148#Topic/metal_oxide_semiconductors_complementary_design_and_construction> # Metal oxide semiconductors, Complementary--Design and construction
    a schema:Intangible ;
    schema:name "Metal oxide semiconductors, Complementary--Design and construction"@en ;
    .

<http://experiment.worldcat.org/entity/work/data/312227148#Topic/structure_logique> # Structure logique
    a schema:Intangible ;
    schema:name "Structure logique"@en ;
    .

<http://id.loc.gov/authorities/subjects/sh2008107701> # Metal oxide semiconductors, Complementary--Design and construction
    a schema:Intangible ;
    schema:name "Metal oxide semiconductors, Complementary--Design and construction"@en ;
    .

<http://viaf.org/viaf/165021327> # David F. Harris
    a schema:Person ;
    schema:familyName "Harris" ;
    schema:givenName "David F." ;
    schema:givenName "David" ;
    schema:name "David F. Harris" ;
    .

<http://viaf.org/viaf/69548152> # Robert F. Sproull
    a schema:Person ;
    schema:familyName "Sproull" ;
    schema:givenName "Robert F." ;
    schema:name "Robert F. Sproull" ;
    .

<http://viaf.org/viaf/8657809> # Ivan Edward Sutherland
    a schema:Person ;
    schema:birthDate "1938" ;
    schema:familyName "Sutherland" ;
    schema:givenName "Ivan Edward" ;
    schema:name "Ivan Edward Sutherland" ;
    .

<http://worldcat.org/isbn/9781558605572>
    a schema:ProductModel ;
    schema:isbn "1558605576" ;
    schema:isbn "9781558605572" ;
    .

<http://www.worldcat.org/oclc/607221365>
    a schema:CreativeWork ;
    rdfs:label "Logical effort." ;
    schema:description "Online version:" ;
    schema:isSimilarTo <http://www.worldcat.org/oclc/40534543> ; # Logical effort : designing fast CMOS circuits
    .


Content-negotiable representations

Venster sluiten

Meld u aan bij WorldCat 

Heeft u geen account? U kunt eenvoudig een nieuwe gratis account aanmaken.