ข้ามไปที่เนือ้หา
Logical effort : designing fast CMOS circuits แสดงตัวอย่างรายการนี้
ปิดแสดงตัวอย่างรายการนี้
ตรวจสอบ...

Logical effort : designing fast CMOS circuits

ผู้แต่ง: Ivan Edward Sutherland; Robert F Sproull; David Harris
สำนักพิมพ์: San Francisco, Calif. : Morgan Kaufmann Publishers, ©1999.
ครั้งที่พิมพ์/รูปแบบ:   book_printbook : ภาษาอังกฤษดูครั้งที่พิมพ์และรูปแบบ
ฐานข้อมูล:WorldCat
สรุป:
Designers of high-speed integrated circuits face a bewildering array of choices and too often spend frustrating days tweaking gates to meet speed targets. Logical Effort: Designing Fast CMOS Circuits makes high-speed design easier and more methodical, providing a simple and broadly applicable method for estimating the delay resulting from factors such as topology, capacitance, and gate sizes.
คะแนน:

(ยังไม่ให้คะแนน) 0 กับความคิดเห็น - เป็นคนแรก

หัวเรื่อง
เพิ่มเติมเช่นนี้

 

ค้นหาสำเนาในห้องสมุด

&AllPage.SpinnerRetrieving; ค้นหาห้องสมุดที่มีรายการนี้

รายละเอียด

รูปแบบทางกายภาพเพิ่มเติม Online version:
Sutherland, Ivan Edward, 1938-
Logical effort.
San Francisco, Calif. : Morgan Kaufmann Publishers, ©1999
(OCoLC)607221365
ขนิดวัสดุ: ทรัพยากรอินแทอร์เน็ต
ประเภทของเอกสาร: หนังสือ, แหล่งข้อมูลอินเทอร์เน็ต
ผู้แต่งทั้งหมด : ผู้แต่งร่วม Ivan Edward Sutherland; Robert F Sproull; David Harris
ISBN: 1558605576 9781558605572
OCLC Number: 40534543
คำอธิบาย: xv, 239 pages : illustrations ; 24 cm
สารบัญ: 1. The Method of Logical Effort --
2. Design Examples --
3. Deriving the Method of Logical Effort --
4. Calculating the Logical Effort of Gates --
5. Calibrating the Model --
6. Asymmetric Logic Gates --
7. Unequal Rising and Falling Delays --
8. Circuit Families --
9. Forks of Amplifiers --
10. Branches and Interconnect --
11. Wide Structures --
12. Concluisons --
App. A. Cast of Characters --
App. B. Reference Process Parameters --
App. C. Solutions to Selected Exercises.
ความรับผิดชอบ: Ivan Sutherland, Robert Sproull, David Harris.
ข้อมูลเพิ่มเติม

บทคัดย่อ:

Designers of high-speed integrated circuits face a bewildering array of choices and too often spend frustrating days tweaking gates to meet speed targets. Logical Effort: Designing Fast CMOS Circuits makes high-speed design easier and more methodical, providing a simple and broadly applicable method for estimating the delay resulting from factors such as topology, capacitance, and gate sizes.

The brainchild of circuit and computer graphics pioneers Ivan Sutherland and Bob Sproull, "logical effort" will change the way you approach design challenges. This book begins by equipping you with a sound understanding of the method's essential procedures and concepts - so you can apply it immediately. Later chapters explore the theory behind the method and detail its specialized applications.

รีวิว

ความคิดเห็นผู้ที่ใช้งาน
กำลังค้นคืน รีวิว GoodReads…
ค้นคืน DOGObooks บทวิจารณ์

แท็ก

เป็นคนแรก.
ยืนยันคำขอนี้

คุณอาจะร้องขอรายการนี้แล้. โปรดเลือก ตกลง ถ้าคุณต้องการดำเนินการคำขอนี้ต่อไป.

เชิ่อมโยงข้อมูล


Primary Entity

<http://www.worldcat.org/oclc/40534543> # Logical effort : designing fast CMOS circuits
    a schema:Book, schema:CreativeWork ;
    library:oclcnum "40534543" ;
    library:placeOfPublication <http://id.loc.gov/vocabulary/countries/cau> ;
    library:placeOfPublication <http://experiment.worldcat.org/entity/work/data/312227148#Place/san_francisco_calif> ; # San Francisco, Calif.
    schema:about <http://id.loc.gov/authorities/subjects/sh2008107701> ; # Metal oxide semiconductors, Complementary--Design and construction
    schema:about <http://experiment.worldcat.org/entity/work/data/312227148#Topic/delay_faults_semiconductors> ; # Delay faults (Semiconductors)
    schema:about <http://experiment.worldcat.org/entity/work/data/312227148#Topic/structure_logique> ; # Structure logique
    schema:about <http://experiment.worldcat.org/entity/work/data/312227148#Topic/logic_devices> ; # Logic devices
    schema:about <http://experiment.worldcat.org/entity/work/data/312227148#Topic/cmos_circuit_integre> ; # CMOS (Circuit intégré)
    schema:about <http://experiment.worldcat.org/entity/work/data/312227148#Topic/metal_oxide_semiconductors_complementary_design_and_construction> ; # Metal oxide semiconductors, Complementary--Design and construction
    schema:about <http://experiment.worldcat.org/entity/work/data/312227148#Topic/metal_oxide_semiconductors_complementary> ; # Metal oxide semiconductors, Complementary
    schema:about <http://dewey.info/class/621.38152/e21/> ;
    schema:about <http://experiment.worldcat.org/entity/work/data/312227148#Topic/logic_design> ; # Logic design
    schema:bookFormat bgn:PrintBook ;
    schema:contributor <http://viaf.org/viaf/165021327> ; # David F. Harris
    schema:contributor <http://viaf.org/viaf/69548152> ; # Robert F. Sproull
    schema:copyrightYear "1999" ;
    schema:creator <http://viaf.org/viaf/8657809> ; # Ivan Edward Sutherland
    schema:datePublished "1999" ;
    schema:description "The brainchild of circuit and computer graphics pioneers Ivan Sutherland and Bob Sproull, "logical effort" will change the way you approach design challenges. This book begins by equipping you with a sound understanding of the method's essential procedures and concepts - so you can apply it immediately. Later chapters explore the theory behind the method and detail its specialized applications."@en ;
    schema:description "Designers of high-speed integrated circuits face a bewildering array of choices and too often spend frustrating days tweaking gates to meet speed targets. Logical Effort: Designing Fast CMOS Circuits makes high-speed design easier and more methodical, providing a simple and broadly applicable method for estimating the delay resulting from factors such as topology, capacitance, and gate sizes."@en ;
    schema:exampleOfWork <http://worldcat.org/entity/work/id/312227148> ;
    schema:inLanguage "en" ;
    schema:isSimilarTo <http://www.worldcat.org/oclc/607221365> ;
    schema:name "Logical effort : designing fast CMOS circuits"@en ;
    schema:productID "40534543" ;
    schema:publication <http://www.worldcat.org/title/-/oclc/40534543#PublicationEvent/san_francisco_calif_morgan_kaufmann_publishers_1999> ;
    schema:publisher <http://experiment.worldcat.org/entity/work/data/312227148#Agent/morgan_kaufmann_publishers> ; # Morgan Kaufmann Publishers
    schema:url <http://catdir.loc.gov/catdir/toc/els032/98053860.html> ;
    schema:workExample <http://worldcat.org/isbn/9781558605572> ;
    umbel:isLike <http://bnb.data.bl.uk/id/resource/GB9928590> ;
    wdrs:describedby <http://www.worldcat.org/title/-/oclc/40534543> ;
    .


Related Entities

<http://experiment.worldcat.org/entity/work/data/312227148#Agent/morgan_kaufmann_publishers> # Morgan Kaufmann Publishers
    a bgn:Agent ;
    schema:name "Morgan Kaufmann Publishers" ;
    .

<http://experiment.worldcat.org/entity/work/data/312227148#Place/san_francisco_calif> # San Francisco, Calif.
    a schema:Place ;
    schema:name "San Francisco, Calif." ;
    .

<http://experiment.worldcat.org/entity/work/data/312227148#Topic/cmos_circuit_integre> # CMOS (Circuit intégré)
    a schema:Intangible ;
    schema:name "CMOS (Circuit intégré)"@en ;
    .

<http://experiment.worldcat.org/entity/work/data/312227148#Topic/delay_faults_semiconductors> # Delay faults (Semiconductors)
    a schema:Intangible ;
    schema:name "Delay faults (Semiconductors)"@en ;
    .

<http://experiment.worldcat.org/entity/work/data/312227148#Topic/metal_oxide_semiconductors_complementary> # Metal oxide semiconductors, Complementary
    a schema:Intangible ;
    schema:name "Metal oxide semiconductors, Complementary"@en ;
    .

<http://experiment.worldcat.org/entity/work/data/312227148#Topic/metal_oxide_semiconductors_complementary_design_and_construction> # Metal oxide semiconductors, Complementary--Design and construction
    a schema:Intangible ;
    schema:name "Metal oxide semiconductors, Complementary--Design and construction"@en ;
    .

<http://experiment.worldcat.org/entity/work/data/312227148#Topic/structure_logique> # Structure logique
    a schema:Intangible ;
    schema:name "Structure logique"@en ;
    .

<http://id.loc.gov/authorities/subjects/sh2008107701> # Metal oxide semiconductors, Complementary--Design and construction
    a schema:Intangible ;
    schema:name "Metal oxide semiconductors, Complementary--Design and construction"@en ;
    .

<http://viaf.org/viaf/165021327> # David F. Harris
    a schema:Person ;
    schema:familyName "Harris" ;
    schema:givenName "David F." ;
    schema:givenName "David" ;
    schema:name "David F. Harris" ;
    .

<http://viaf.org/viaf/69548152> # Robert F. Sproull
    a schema:Person ;
    schema:familyName "Sproull" ;
    schema:givenName "Robert F." ;
    schema:name "Robert F. Sproull" ;
    .

<http://viaf.org/viaf/8657809> # Ivan Edward Sutherland
    a schema:Person ;
    schema:birthDate "1938" ;
    schema:familyName "Sutherland" ;
    schema:givenName "Ivan Edward" ;
    schema:name "Ivan Edward Sutherland" ;
    .

<http://worldcat.org/isbn/9781558605572>
    a schema:ProductModel ;
    schema:isbn "1558605576" ;
    schema:isbn "9781558605572" ;
    .

<http://www.worldcat.org/oclc/607221365>
    a schema:CreativeWork ;
    rdfs:label "Logical effort." ;
    schema:description "Online version:" ;
    schema:isSimilarTo <http://www.worldcat.org/oclc/40534543> ; # Logical effort : designing fast CMOS circuits
    .


Content-negotiable representations

Close Window

กรุณาลงชื่อเข้าสู่ระบบ WorldCat 

ยังไม่มีบัญชีผู้ใช้? คุณสามารถสร้างได้อย่างง่ายดาย สร้างบัญชีผู้ใช้ฟรี.