跳到内容
Logical effort : designing fast CMOS circuits 预览资料
关闭预览资料
正在查...

Logical effort : designing fast CMOS circuits

著者: Ivan Edward Sutherland; Robert F Sproull; David Harris
出版商: San Francisco, Calif. : Morgan Kaufmann Publishers, ©1999.
版本/格式:   图书 : 英语查看所有的版本和格式
数据库:WorldCat
提要:
Designers of high-speed integrated circuits face a bewildering array of choices and too often spend frustrating days tweaking gates to meet speed targets. Logical Effort: Designing Fast CMOS Circuits makes high-speed design easier and more methodical, providing a simple and broadly applicable method for estimating the delay resulting from factors such as topology, capacitance, and gate sizes.
评估:

(尚未评估) 0 附有评论 - 争取成为第一个。

主题
更多类似这样的

 

在图书馆查找

&AllPage.SpinnerRetrieving; 正在查找有这资料的图书馆...

详细书目

附加的形体格式: Online version:
Sutherland, Ivan Edward, 1938-
Logical effort.
San Francisco, Calif. : Morgan Kaufmann Publishers, c1999
(OCoLC)607221365
材料类型: 互联网资源
文件类型: 书, 互联网资源
所有的著者/提供者: Ivan Edward Sutherland; Robert F Sproull; David Harris
ISBN: 1558605576 9781558605572
OCLC号码: 40534543
描述: xv, 239 p. : ill. ; 24 cm.
内容: 1. The Method of Logical Effort --
2. Design Examples --
3. Deriving the Method of Logical Effort --
4. Calculating the Logical Effort of Gates --
5. Calibrating the Model --
6. Asymmetric Logic Gates --
7. Unequal Rising and Falling Delays --
8. Circuit Families --
9. Forks of Amplifiers --
10. Branches and Interconnect --
11. Wide Structures --
12. Concluisons --
App. A. Cast of Characters --
App. B. Reference Process Parameters --
App. C. Solutions to Selected Exercises.
责任: Ivan Sutherland, Robert Sproull, David Harris.
更多信息:

摘要:

Designers of high-speed integrated circuits face a bewildering array of choices and too often spend frustrating days tweaking gates to meet speed targets. Logical Effort: Designing Fast CMOS Circuits makes high-speed design easier and more methodical, providing a simple and broadly applicable method for estimating the delay resulting from factors such as topology, capacitance, and gate sizes.

The brainchild of circuit and computer graphics pioneers Ivan Sutherland and Bob Sproull, "logical effort" will change the way you approach design challenges. This book begins by equipping you with a sound understanding of the method's essential procedures and concepts - so you can apply it immediately. Later chapters explore the theory behind the method and detail its specialized applications.

评论

用户提供的评论
正在获取GoodReads评论...
正在检索DOGObooks的评论

标签

争取是第一个!
确认申请

你可能已经申请过这份资料。如果还是想申请,请选确认。

链接数据


<http://www.worldcat.org/oclc/40534543>
library:oclcnum"40534543"
library:placeOfPublication
library:placeOfPublication
owl:sameAs<info:oclcnum/40534543>
rdf:typeschema:Book
schema:about
<http://id.loc.gov/authorities/subjects/sh2008107701>
rdf:typeschema:Intangible
schema:name"Metal oxide semiconductors, Complementary--Design and construction."@en
schema:about
schema:about
schema:about
schema:about
schema:about
<http://id.worldcat.org/fast/1017641>
rdf:typeschema:Intangible
schema:name"Metal oxide semiconductors, Complementary--Design and construction"@en
schema:name"Metal oxide semiconductors, Complementary--Design and construction."@en
schema:about
schema:about
schema:about
schema:about
schema:about
schema:contributor
schema:contributor
schema:copyrightYear"1999"
schema:creator
schema:datePublished"1999"
schema:description"Designers of high-speed integrated circuits face a bewildering array of choices and too often spend frustrating days tweaking gates to meet speed targets. Logical Effort: Designing Fast CMOS Circuits makes high-speed design easier and more methodical, providing a simple and broadly applicable method for estimating the delay resulting from factors such as topology, capacitance, and gate sizes."@en
schema:exampleOfWork<http://worldcat.org/entity/work/id/312227148>
schema:inLanguage"en"
schema:name"Logical effort : designing fast CMOS circuits"@en
schema:numberOfPages"239"
schema:publisher
schema:url
schema:workExample

Content-negotiable representations

关闭窗口

请登入WorldCat 

没有张号吗?很容易就可以 建立免费的账号.