skip to content
Low-power design and power-aware verification Preview this item
ClosePreview this item
Checking...

Low-power design and power-aware verification

Author: Progyna Khondkar
Publisher: Cham, Switzerland : Springer, [2018]
Edition/Format:   eBook : Document : EnglishView all editions and formats
Summary:
Until now, there has been a lack of a complete knowledge base to fully comprehend Low power (LP) design and power aware (PA) verification techniques and methodologies and deploy them all together in a real design verification and implementation project. This book is a first approach to establishing a comprehensive PA knowledge base. LP design, PA verification, and Unified Power Format (UPF) or IEEE-1801 power format  Read more...
Rating:

(not yet rated) 0 with reviews - Be the first.

Subjects
More like this

 

Find a copy online

Links to this item

Find a copy in the library

&AllPage.SpinnerRetrieving; Finding libraries that hold this item...

Details

Genre/Form: Electronic books
Additional Physical Format: Printed edition:
Material Type: Document, Internet resource
Document Type: Internet Resource, Computer File
All Authors / Contributors: Progyna Khondkar
ISBN: 9783319666198 3319666193
OCLC Number: 1005978621
Description: 1 online resource : illustrations (some color)
Contents: 1 Introduction --
2 Background --
3 Modeling UPF --
4 Power Aware Standardization of Library --
5 UPF Based Power Aware Dynamic Simulation --
6 Power Aware Dynamic Simulation Coverage --
7 UPF Based Power Aware Static Verification --
8 References.
Responsibility: Progyna Khondkar.

Abstract:

Until now, there has been a lack of a complete knowledge base to fully comprehend Low power (LP) design and power aware (PA) verification techniques and methodologies and deploy them all together in  Read more...

Reviews

User-contributed reviews
Retrieving GoodReads reviews...
Retrieving DOGObooks reviews...

Tags

Be the first.
Confirm this request

You may have already requested this item. Please select Ok if you would like to proceed with this request anyway.

Linked Data


Primary Entity

<http://www.worldcat.org/oclc/1005978621> # Low-power design and power-aware verification
    a schema:CreativeWork, schema:Book, schema:MediaObject ;
    library:oclcnum "1005978621" ;
    library:placeOfPublication <http://id.loc.gov/vocabulary/countries/sz> ;
    schema:about <http://dewey.info/class/621.3815/e23/> ;
    schema:about <http://experiment.worldcat.org/entity/work/data/4428773779#Topic/technology_&_engineering_mechanical> ; # TECHNOLOGY & ENGINEERING--Mechanical
    schema:about <http://experiment.worldcat.org/entity/work/data/4428773779#Topic/low_voltage_integrated_circuits_design_and_construction> ; # Low voltage integrated circuits--Design and construction
    schema:author <http://experiment.worldcat.org/entity/work/data/4428773779#Person/khondkar_progyna> ; # Progyna Khondkar
    schema:bookFormat schema:EBook ;
    schema:datePublished "2018" ;
    schema:description "1 Introduction -- 2 Background -- 3 Modeling UPF -- 4 Power Aware Standardization of Library -- 5 UPF Based Power Aware Dynamic Simulation -- 6 Power Aware Dynamic Simulation Coverage -- 7 UPF Based Power Aware Static Verification -- 8 References."@en ;
    schema:description "Until now, there has been a lack of a complete knowledge base to fully comprehend Low power (LP) design and power aware (PA) verification techniques and methodologies and deploy them all together in a real design verification and implementation project. This book is a first approach to establishing a comprehensive PA knowledge base. LP design, PA verification, and Unified Power Format (UPF) or IEEE-1801 power format standards are no longer special features. These technologies and methodologies are now part of industry-standard design, verification, and implementation flows (DVIF). Almost every chip design today incorporates some kind of low power technique either through power management on chip, by dividing the design into different voltage areas and controlling the voltages, through PA dynamic and PA static verification, or their combination. The entire LP design and PA verification process involves thousands of techniques, tools, and methodologies, employed from the r egister transfer level (RTL) of design abstraction down to the synthesis or place-and-route levels of physical design. These techniques, tools, and methodologies are evolving everyday through the progression of design-verification complexity and more intelligent ways of handling that complexity by engineers, researchers, and corporate engineering policy makers."@en ;
    schema:exampleOfWork <http://worldcat.org/entity/work/id/4428773779> ;
    schema:genre "Electronic books"@en ;
    schema:inLanguage "en" ;
    schema:isSimilarTo <http://worldcat.org/entity/work/data/4428773779#CreativeWork/> ;
    schema:name "Low-power design and power-aware verification"@en ;
    schema:productID "1005978621" ;
    schema:url <http://dx.doi.org/10.1007/978-3-319-66619-8> ;
    schema:url <http://uproxy.library.dc-uoit.ca/login?url=http://link.springer.com/10.1007/978-3-319-66619-8> ;
    schema:url <https://0-link-springer-com.pugwash.lib.warwick.ac.uk/book/10.1007/978-3-319-66619-8> ;
    schema:url <http://search.ebscohost.com/login.aspx?direct=true&scope=site&db=nlebk&db=nlabk&AN=1612196> ;
    schema:url <http://link.springer.com/10.1007/978-3-319-66619-8> ;
    schema:url <https://link.springer.com/openurl?genre=book&isbn=978-3-319-66618-1> ;
    schema:workExample <http://dx.doi.org/10.1007/978-3-319-66619-8> ;
    schema:workExample <http://worldcat.org/isbn/9783319666198> ;
    wdrs:describedby <http://www.worldcat.org/title/-/oclc/1005978621> ;
    .


Related Entities

<http://experiment.worldcat.org/entity/work/data/4428773779#Person/khondkar_progyna> # Progyna Khondkar
    a schema:Person ;
    schema:familyName "Khondkar" ;
    schema:givenName "Progyna" ;
    schema:name "Progyna Khondkar" ;
    .

<http://experiment.worldcat.org/entity/work/data/4428773779#Topic/low_voltage_integrated_circuits_design_and_construction> # Low voltage integrated circuits--Design and construction
    a schema:Intangible ;
    schema:name "Low voltage integrated circuits--Design and construction"@en ;
    .

<http://experiment.worldcat.org/entity/work/data/4428773779#Topic/technology_&_engineering_mechanical> # TECHNOLOGY & ENGINEERING--Mechanical
    a schema:Intangible ;
    schema:name "TECHNOLOGY & ENGINEERING--Mechanical"@en ;
    .

<http://uproxy.library.dc-uoit.ca/login?url=http://link.springer.com/10.1007/978-3-319-66619-8>
    rdfs:comment "eBook available for UOIT via SpringerLink. Click link to access" ;
    .

<http://worldcat.org/entity/work/data/4428773779#CreativeWork/>
    a schema:CreativeWork ;
    schema:description "Printed edition:" ;
    schema:isSimilarTo <http://www.worldcat.org/oclc/1005978621> ; # Low-power design and power-aware verification
    .

<http://worldcat.org/isbn/9783319666198>
    a schema:ProductModel ;
    schema:isbn "3319666193" ;
    schema:isbn "9783319666198" ;
    .


Content-negotiable representations

Close Window

Please sign in to WorldCat 

Don't have an account? You can easily create a free account.