skip to content
Model and design of bipolar and MOS current-mode logic : CML, ECL and SCL digital circuits Preview this item
ClosePreview this item
Checking...

Model and design of bipolar and MOS current-mode logic : CML, ECL and SCL digital circuits

Author: Massimo Alioto; Gaetano Palumbo
Publisher: Dordrecht ; Norwell, MA : Springer, ©2005.
Edition/Format:   Print book : EnglishView all editions and formats
Database:WorldCat
Summary:

Provides the reader with an understanding of modeling and design strategies of Current-Mode digital circuits. This work allows the reader not only to understand the operating principle and the  Read more...

Rating:

(not yet rated) 0 with reviews - Be the first.

Subjects
More like this

 

Find a copy online

Links to this item

Find a copy in the library

&AllPage.SpinnerRetrieving; Finding libraries that hold this item...

Details

Material Type: Internet resource
Document Type: Book, Internet Resource
All Authors / Contributors: Massimo Alioto; Gaetano Palumbo
ISBN: 1402028784 9781402028786 1402028881 9781402028885 1441952586 9781441952585
OCLC Number: 57573509
Description: xv, 318 pages : illustrations ; 25 cm
Contents: Acknowledgment. Preface. 1. Devices Modeling for Digital Circuits. 1.1. PN JUNCTION. 1.1.1. Reverse Bias Condition. 1.1.2. Foward Bias Condition. 1.2. BIPOLAR-JUNCTION TRANSISTORS. 1.2.1 Basic Operation. 1.2.2. Early Effect or Base Width Modulation. 1.2.3. Charge Effects in the Bipolar Transistor. 1.2.4. Small Signal Model.1.3. MOS TRANSISTORS. 1.3.1. Basic Operation. 1.3.2. Triode or Linear Region. 1.3.3. Saturation or Active Region. 1.3.4. Body Effect. 1.3.5. p-channel Transistors. 1.3.6. Charge Effects in Saturation Region. 1.3.7 Charge Effects in Triode Region. 1.3.8. Charge Effects in Cutoff Region. 1.3.9. Small Signal Model. 1.3.10. Second Order Effects in MOSFET Modeling. 2. Current-Mode Digital Circuits. 2.1. The bipolar Current-mode inverter: basic principles. 2.2. The bipolar Current-mode inverter: Input-Output CharacteristicS and noise margin. 2.2.1. Differential input/output. 2.2.2. Single-ended input/output..2.2.3. Considerations on the non zero input current. 2.2.4. Remarks and comparison of differential/single-ended gates. 2.3. The buffered bipolar Current-mode (ECL) inverter. 2.4. The MOS Current-mode inverter. 2.4.1. Static modeling of the PMOS active load. 2.4.2. Input-output characteristics. 2.4.3. Evaluation of the noise margin. 2.4.4. Validation of the static model. . 2.4.5. The buffered MOS Current-Mode inverter and remarks. 2.5. Fundamental Current-mode logic gates. 2.5.1 Principle of operation of Current-Mode gates: the series gating concept. 2.5.2. Some examples of Current-Mode series gates. 2.5.3. Supply voltage limitations in bipolar Current-Mode gates. 2.5.4. MOS Current-Mode series gates and supply voltage limitations. 2.6. Typical applications of Current-mode circuits. 2.6.1. Radio Frequency applications. 2.6.2. Optic-fiber communications. 2.6.3. High-resolution mixed-signal ICs. 3. Methodologies for complex Current-mode logic gates. 3.1. BASIC CONCEPTS ON THE DESIGN OF A SERIESGATE. 3.1.1. Evaluation of function F(X1...Xn) implemented by a given topology. 3.1.2. Series-gate implementation of an assigned function F(X1...Xn). 3.1.3. Limitations of the general series-gate design approach. 3.2. A GRAPHICAL REDUCTION METHOD. 3.2.1. Basic concepts on the graphical approach in [CJ89]. 3.2.2. A design example. 3.3. an analytical formulation of the design strategy IN [CJ89]. 3.3.1. Analytical interpretation of CPE/NPE. 3.3.2. Analytical simplification through CPE/NPE: an example. 3.3.3. Circuit implementation of the simplified function after CPE-NPE. 3.4. A VEM-BASED REDUCTION METHOD. 3.5. INPUT ORDERING VERSUS DESIGN GOAL. 4. Modeling of Bipolar Current-mode gates. 4.1. Introduction to Modeling methodologies. 4.2. AN EFFICIENT APPROACH FOR CML GATES. 4.3. Simple modeling of THE CML inverter. 4.3.1. Accuracy of the CML simple model. 4.4. Accurate modeling of THE CML inverter. 4.4.1. Accuracy of the CML accurate model. 4.5. Simple AND ACCURATE modeling of THE ECL inverter. 4.5.1. Validation and improvement of the ECL model.4.6. SIMPLE modeling of bipolar CML MUX/XOR gates. 4.6.1. Validation of the MUX/XOR model. 4.6.2.Extension to the MUX/XOR when upper transistors switch. 4.7. ACCURATE modeling of bipolar CML MUX/XOR gates AND EXTENSION TO ECL GATES. 4.8. EVALUATION OF CML/ecl GATES INPUT CAPACITANCE. 4.9. bipolar Current-mode D Latch. 5. Optimized Design of Bipolar Current-mode gates. 5.1. Introduction to optimized methodology in cml gates. 5.2. OPTIMIZED DESIGN OF THE CML INVERTER. 5.2.1. Design with minimum transistor area. 5.2.2. Design with non-minimum transistor area. 5.2.3. Design examples. 5.3. OPTIMIZED DESIGN OF THE ECL INVERTER. 5.4. COMPARISON BETWEEN THE CML AND THE ECL INVERTER. 5.5. OPTIMIZED DESIGN OF BIPOLAR CURRENT-MODE MUX/XOR AND D LATCH. 5.5.1. Design of MUX/XOR CML gates with minimum transistor area. 5.5.2. Design of MUX/XOR CML gates with
Responsibility: by Massimo Alioto and Gaetano Palumbo.
More information:

Reviews

User-contributed reviews
Retrieving GoodReads reviews...
Retrieving DOGObooks reviews...

Tags

Be the first.
Confirm this request

You may have already requested this item. Please select Ok if you would like to proceed with this request anyway.

Linked Data


Primary Entity

<http://www.worldcat.org/oclc/57573509> # Model and design of bipolar and MOS current-mode logic : CML, ECL and SCL digital circuits
    a schema:Book, schema:CreativeWork ;
   library:oclcnum "57573509" ;
   library:placeOfPublication <http://experiment.worldcat.org/entity/work/data/797219102#Place/norwell_ma> ; # Norwell, MA
   library:placeOfPublication <http://experiment.worldcat.org/entity/work/data/797219102#Place/dordrecht> ; # Dordrecht
   library:placeOfPublication <http://id.loc.gov/vocabulary/countries/ne> ;
   schema:about <http://experiment.worldcat.org/entity/work/data/797219102#Topic/halbleiter> ; # Halbleiter
   schema:about <http://experiment.worldcat.org/entity/work/data/797219102#Topic/logische_schaltung> ; # Logische Schaltung
   schema:about <http://experiment.worldcat.org/entity/work/data/797219102#Topic/metal_oxide_semiconductors_design> ; # Metal oxide semiconductors--Design
   schema:about <http://dewey.info/class/621.3815/e22/> ;
   schema:about <http://experiment.worldcat.org/entity/work/data/797219102#Topic/schaltungsentwurf> ; # Schaltungsentwurf
   schema:about <http://experiment.worldcat.org/entity/work/data/797219102#Topic/transistor> ; # Transistor
   schema:about <http://experiment.worldcat.org/entity/work/data/797219102#Topic/bipolar_transistors_design> ; # Bipolar transistors--Design
   schema:about <http://experiment.worldcat.org/entity/work/data/797219102#Topic/mos> ; # MOS
   schema:about <http://experiment.worldcat.org/entity/work/data/797219102#Topic/digital_electronics_design> ; # Digital electronics--Design
   schema:bookFormat bgn:PrintBook ;
   schema:contributor <http://experiment.worldcat.org/entity/work/data/797219102#Person/palumbo_gaetano> ; # Gaetano Palumbo
   schema:copyrightYear "2005" ;
   schema:creator <http://experiment.worldcat.org/entity/work/data/797219102#Person/alioto_massimo> ; # Massimo Alioto
   schema:datePublished "2005" ;
   schema:exampleOfWork <http://worldcat.org/entity/work/id/797219102> ;
   schema:inLanguage "en" ;
   schema:name "Model and design of bipolar and MOS current-mode logic : CML, ECL and SCL digital circuits"@en ;
   schema:productID "57573509" ;
   schema:publication <http://www.worldcat.org/title/-/oclc/57573509#PublicationEvent/dordrecht_norwell_ma_springer_2005> ;
   schema:publisher <http://experiment.worldcat.org/entity/work/data/797219102#Agent/springer> ; # Springer
   schema:url <http://www.myilibrary.com?id=46047> ;
   schema:url <http://site.ebrary.com/id/10129482> ;
   schema:url <http://www.springerlink.com/openurl.asp?genre=book&isbn=978-1-4020-2878-6> ;
   schema:workExample <http://worldcat.org/isbn/9781441952585> ;
   schema:workExample <http://worldcat.org/isbn/9781402028885> ;
   schema:workExample <http://worldcat.org/isbn/9781402028786> ;
   wdrs:describedby <http://www.worldcat.org/title/-/oclc/57573509> ;
    .


Related Entities

<http://experiment.worldcat.org/entity/work/data/797219102#Person/alioto_massimo> # Massimo Alioto
    a schema:Person ;
   schema:familyName "Alioto" ;
   schema:givenName "Massimo" ;
   schema:name "Massimo Alioto" ;
    .

<http://experiment.worldcat.org/entity/work/data/797219102#Person/palumbo_gaetano> # Gaetano Palumbo
    a schema:Person ;
   schema:familyName "Palumbo" ;
   schema:givenName "Gaetano" ;
   schema:name "Gaetano Palumbo" ;
    .

<http://worldcat.org/isbn/9781402028786>
    a schema:ProductModel ;
   schema:isbn "1402028784" ;
   schema:isbn "9781402028786" ;
    .

<http://worldcat.org/isbn/9781402028885>
    a schema:ProductModel ;
   schema:isbn "1402028881" ;
   schema:isbn "9781402028885" ;
    .

<http://worldcat.org/isbn/9781441952585>
    a schema:ProductModel ;
   schema:isbn "1441952586" ;
   schema:isbn "9781441952585" ;
    .

<http://www.worldcat.org/title/-/oclc/57573509>
    a genont:InformationResource, genont:ContentTypeGenericResource ;
   schema:about <http://www.worldcat.org/oclc/57573509> ; # Model and design of bipolar and MOS current-mode logic : CML, ECL and SCL digital circuits
   schema:dateModified "2016-05-10" ;
   void:inDataset <http://purl.oclc.org/dataset/WorldCat> ;
    .


Content-negotiable representations

Close Window

Please sign in to WorldCat 

Don't have an account? You can easily create a free account.