skip to content
Mosfet Models for Spice Simulation : Including BSIM3v3 and BSIM4. Preview this item
ClosePreview this item

Mosfet Models for Spice Simulation : Including BSIM3v3 and BSIM4.

Author: William Liu; Institute of Electrical and Electronics Engineers.
Publisher: Hoboken : John Wiley & Sons, Incorporated.
Edition/Format:   Computer file : Online system or service : English

(not yet rated) 0 with reviews - Be the first.


Find a copy online

Links to this item

Find a copy in the library

&AllPage.SpinnerRetrieving; Finding libraries that hold this item...


Material Type: Online system or service, Internet resource
Document Type: Internet Resource, Computer File
All Authors / Contributors: William Liu; Institute of Electrical and Electronics Engineers.
ISBN: 0471396974 9780471396970
OCLC Number: 847735332
Description: electronic text
Contents: Preface. 1 Modeling Jargons. 1.1 SPICE Simulator and SPICE Model. 1.2 Numerical Iteration and Convergence. 1.3 Digital vs. Analog Models. 1.4 Smoothing Function and Single Equation. 1.5 Chain Rule. 1.6 Quasi-Static Approximation. 1.7 Terminal Charges and Charge Partition. 1.8 Charge Conservation. 1.9 Non-Quasi-Static and Quasi-Static y-Parameters. 1.10 Source-Referencing and Inverse Modeling. 1.11 Physical Model and Table-Lookup Model. 1.12 Scalable Model and Device Binning. References and Notes. 2 Basic Facts About BSIM3. 2.1 What Is and What's Not Implemented in BSIM3. 2.2 DC Equivalent Circuit Model. 2.3 BSIM3's ^-Parameters. 2.4 Large-Signal Equivalent Circuit. 2.5 Small-Signal Model. 2.6 Noise Equivalent Circuit. 2.7 Special Operating Conditions: VDS <</i>0, VBS > 0, VGS <</i>0, or VBD > 0>. References and Notes. 3 BSIM3 Parameters. 3.1 List of Parameters According to Function. 3.2 Alphabetical Glossary of BSIM3 Parameters. 3.3 Flow Diagram of SPICE Simulation. References and Notes. 4 Improvable Areas of BSIM3. 4.1 Lack of Robust Non-Quasi-Static Models: Transient Analysis. 4.2 Problem with the 40/60 Partition: The "Killer NOR Gate". 4.3 Lack of Channel Resistance (NQS Effect; Small-Signal Analysis). 4.4 Incorrect Transconductance Dependency on Frequency. 4.5 Lack of Gate Resistance (and Associated Noise). 4.6 Lack of Substrate Distributed Resistance (and Associated Noise). 4.7 Incorrect Source/Drain Asymmetry at VDS = 0. 4.8 Incorrect Cgb Behaviors. 4.9 Capacitances with Wrong Signs. 4.10 Cgg Fit and Other Capacitance Issues. 4.11 Insufficient Noise Modeling (No Excess Short-Channel Thermal Noise). 4.12 Insufficient Noise Modeling (No Channel-Induced Gate Noise). 4.13 Incorrect Noise Figure Behavior. 4.14 Inconsistent Input-Referred Noise Behavior. 4.15 Possible Negative Transconductances. 4.16 Lack of GIDL (Gate-Induced Drain Leakage) Current. 4.17 Incorrect Subthreshold Behaviors. 4.18 Threshold Voltage Rollup. 4.19 Problems Associated with a Nonzero RDSW. 4.20 Other Nuisances. References and Notes. 5. Improvements in BSIM4. 5.1 Introduction. 5.2 Physical and Electrical Oxide Thicknesses. 5.3 Strong Inversion Potential for Vertical Nonuniform Doping Profile. 5.4 Threshold Voltage Modifications. 5.5 VGST^ in Moderate Inversion. 5.6 Drain Conductance Model. 5.7 Mobility Model. 5.8 Diode Capacitance. 5.9 Diode Breakdown. 5.10 GIDL (Gate-Induced Drain Leakage) Current. 5.11 Bias-Dependent Drain-Source Resistance. 5.12 Gate Resistance. 5.13 Substrate Resistance. 5.14 Overlap Capacitance. 5.15 Thermal Noise Models. 5.16 Flicker Noise Model. 5.17 Non-Quasi-Static AC Model. 5.18 Gate Tunneling Currents. 5.19 Layout-Dependent Parasitics. References and Notes. Appendixes. A BSIM3 Equations. B Capacitances and Charges for All Bias Conditions. C Non-Quasi-Static ^-Parameters. D Fringing Capacitance. E BSIM3 Non-Quasi-Static Modeling. F Noise Figure. G BSIM4 Equations. Index.
Other Titles: IEEE-Wiley eBooks Library.


An expert guide to understanding and making optimum use of BSIM Used by more chip designers worldwide than any other comparable model, the Berkeley Short-Channel IGFET Model (BSIM) has, over the past  Read more...


User-contributed reviews
Retrieving GoodReads reviews...
Retrieving DOGObooks reviews...


Be the first.
Confirm this request

You may have already requested this item. Please select Ok if you would like to proceed with this request anyway.

Linked Data

Primary Entity

<> # Mosfet Models for Spice Simulation : Including BSIM3v3 and BSIM4.
    a bgn:ComputerFile, schema:CreativeWork ;
   library:oclcnum "847735332" ;
   library:placeOfPublication <> ; # Hoboken
   library:placeOfPublication <> ;
   rdfs:comment "Unknown 'gen' value: oss" ;
   rdfs:seeAlso <> ; # IEEE-Wiley eBooks Library.
   schema:about <> ;
   schema:contributor <> ; # Institute of Electrical and Electronics Engineers.
   schema:creator <> ; # William Liu
   schema:description "Annotation."@en ;
   schema:exampleOfWork <> ;
   schema:inLanguage "en" ;
   schema:name "Mosfet Models for Spice Simulation : Including BSIM3v3 and BSIM4."@en ;
   schema:productID "847735332" ;
   schema:publication <> ;
   schema:publisher <> ; # John Wiley & Sons, Incorporated.
   schema:url <> ;
   schema:workExample <> ;
   wdrs:describedby <> ;

Related Entities

<> # John Wiley & Sons, Incorporated.
    a bgn:Agent ;
   schema:name "John Wiley & Sons, Incorporated." ;

<> # IEEE-Wiley eBooks Library.
    a schema:CreativeWork ;
   schema:name "IEEE-Wiley eBooks Library." ;

<> # William Liu
    a schema:Person ;
   schema:familyName "Liu" ;
   schema:givenName "William" ;
   schema:name "William Liu" ;

   rdfs:comment "View online via IEEE-Wiley eBooks Library [ANU staff and students only]" ;

<> # Institute of Electrical and Electronics Engineers.
    a schema:Organization ;
   schema:name "Institute of Electrical and Electronics Engineers." ;

    a schema:ProductModel ;
   schema:isbn "0471396974" ;
   schema:isbn "9780471396970" ;

Content-negotiable representations

Close Window

Please sign in to WorldCat 

Don't have an account? You can easily create a free account.