passa ai contenuti
Nano-CMOS design for manufacturability : robust circuit and physical design for sub-65 nm technology nodes Anteprima di questo documento
ChiudiAnteprima di questo documento
Stiamo controllando…

Nano-CMOS design for manufacturability : robust circuit and physical design for sub-65 nm technology nodes

Autore: Ban P Wong; et al
Editore: Hoboken, NJ : Wiley, ©2009.
Edizione/Formato:   eBook : Document : EnglishVedi tutte le edizioni e i formati
Banca dati:WorldCat
Sommario:
"Nano-CMOS Design for Manufacturability examines the challenges that design engineers face in the nano-scaled era, such as exacerbated effects and the proven design for manufacturability (DFM) methodology in the midst of increasing variability and design process interactions. In addition to discussing the difficulties brought on by the continued dimensional scaling in conformance with Moore's law, the authors also  Per saperne di più…
Voto:

basato su 1 voto(i) 1 con un commento

Soggetti
Altri come questo

 

Trova una copia online

Collegamenti a questo documento

Trova una copia in biblioteca

&AllPage.SpinnerRetrieving; Stiamo ricercando le biblioteche che possiedono questo documento…

Dettagli

Genere/forma: Electronic books
Informazioni aggiuntive sul format: Print version:
Nano-CMOS design for manufacturability.
Hoboken, NJ : Wiley, c2009
(DLC) 2008007589
(OCoLC)212375857
Tipo materiale: Document, Risorsa internet
Tipo documento: Internet Resource, Computer File
Tutti gli autori / Collaboratori: Ban P Wong; et al
ISBN: 9781615831753 1615831754 9780470382820 0470382821 9780470382813 0470382813
Numero OCLC: 491221873
Descrizione: 1 online resource (xv, 385 p.) : ill.
Contenuti: 1. Introduction.1.1 DFM - Value proposition.1.2 Deficiencies in Boolean-based Design Rules in the sub-wavelength regime [6].1.3 Impact of Variability on Yield and Performance.1.4 The industry challenge - disappearing process window.1.5 Mobility enhancement techniques - a new source of variability induced by design process interaction.1.6 Design dependency of chip surface topology.1.7 Newly exacerbated narrow width effect in nano-CMOS nodes.1.8 Well proximity effect.1.9 Scaling beyond 65nm drives the need for model based DFM solutions.1.10 Summary.PART 1: NEWLY EXACERBATED EFFECTS.2. Lithography related Aspects of DFM.2.1 Economic motivations for DFM.2.2 Lithographic tools and techniques for advanced technology nodes.2.3 Lithography limited yield.2.4 Lithography driven DFM Solutions.3. Interaction of layout with transistor performance and stress engineering techniques.3.1 Introduction.3.2 Impact of stress on transistor performance.3.3 Stress propagation.3.4 Stress sources.3.5 Introducing stress into transistors.PART 2: DESIGN SOLUTIONS.4. Signal and Power Integrity.4.1 Introduction.4.2 Interconnect Resistance, Capacitance and Inductance.4.3 Inductance Effects on Interconnect.5. Analog and Mixed Signal Circuit Design for Yield and Manufacturability.5.1 Introduction.5.2 Guidelines.5.3 Device Selection.5.4 Device Size Heart Beat.5.5 Device Matching.5.6 Design Guidelines.5.7 Layout Guidelines.5.8 Test.6. Design for Variability, Performance and Yield.6.1 Introduction.6.2 Impact of variations (introduced by both process and circuit operation) on the design.6.3 Some Parametric Fluctuations with new implications for design .6.4 Process Variations in Interconnects.6.5 Impact of Deep Sub-Micron Integration in SRAMs.6.6 Impact of Layout Styles on Manufacturability, Yield and Scalability.6.7 Design for variations.6.8 Summary.PART 3: THE ROAD TO DFM.7. Nano-CMOS design tools: Beyond model-based analysis and correction.7.1 Introduction.7.2 Electrical Design for Manufacturability (DFM).7.3 Criticality Aware DFM.7.4 On Guardbands, Statistics, and Gaps.7.5 Opportunistic Mindsets.7.6 Futures at o 45nm .7.7 Summary.7.8 References.
Responsabilità: Ban Wong ... [et al.].
Maggiori informazioni:

Abstract:

"Nano-CMOS Design for Manufacturability examines the challenges that design engineers face in the nano-scaled era, such as exacerbated effects and the proven design for manufacturability (DFM) methodology in the midst of increasing variability and design process interactions. In addition to discussing the difficulties brought on by the continued dimensional scaling in conformance with Moore's law, the authors also tackle complex issues in the design process to overcome the difficulties, including the use of a functional first silicon to support a predictable product ramp. Moreover, they introduce several emerging concepts, including stress proximity effects, contour-based extraction, and design process interactions."--BOOK JACKET.

Commenti

Commenti degli utenti

Commenti utente WorldCat (1)

www.parkanorgebutikk.com Rabatt moncler Dame vests salg nettbutikk

da parkanorgebutikk (Utenti WorldCat. Pubblicazioni 2012-06-24) Eccellente Link permanente

Moncler jakker, kåper og vester for menn og kvinner med uslåelige priser pluss gratis frakt !

<a href="http://www.parkanorgebutikk.com/moncler-dame-vests-c-167.html">http://www.parkanorgebutikk.com/moncler-dame-vests-c-167.html</a>

  • Questo commento è stato utile?
  •   
Recuperando commenti GoodReads…
Stiamo recuperando commenti DOGObooks

Etichette

Diventa il primo.
Conferma questa richiesta

Potresti aver già richiesto questo documento. Seleziona OK se si vuole procedere comunque con questa richiesta.

Dati collegati


<http://www.worldcat.org/oclc/491221873>
library:oclcnum"491221873"
library:placeOfPublication
library:placeOfPublication
owl:sameAs<info:oclcnum/491221873>
rdf:typeschema:Book
rdfs:seeAlso
schema:about
rdf:typeschema:Intangible
schema:name"TECHNOLOGY & ENGINEERING--Electronics--Circuits--VLSI & ULSI."
schema:about
schema:about
schema:about
<http://id.worldcat.org/fast/975545>
rdf:typeschema:Intangible
schema:name"Integrated circuits--Design and construction"
schema:about
rdf:typeschema:Intangible
schema:name"Metal oxide semiconductors, Complementary--Design and construction."
schema:sameAs<http://id.loc.gov/authorities/subjects/sh2008107701>
schema:about
schema:about
<http://id.worldcat.org/fast/1017641>
rdf:typeschema:Intangible
schema:name"Metal oxide semiconductors, Complementary--Design and construction"
schema:about
schema:about
rdf:typeschema:Intangible
schema:name"TECHNOLOGY & ENGINEERING--Electronics--Circuits--Logic."
schema:about
rdf:typeschema:Intangible
schema:name"COMPUTERS--Logic Design."
schema:bookFormatschema:EBook
schema:contributor
schema:copyrightYear"2009"
schema:datePublished"2009"
schema:description"1. Introduction.1.1 DFM - Value proposition.1.2 Deficiencies in Boolean-based Design Rules in the sub-wavelength regime [6].1.3 Impact of Variability on Yield and Performance.1.4 The industry challenge - disappearing process window.1.5 Mobility enhancement techniques - a new source of variability induced by design process interaction.1.6 Design dependency of chip surface topology.1.7 Newly exacerbated narrow width effect in nano-CMOS nodes.1.8 Well proximity effect.1.9 Scaling beyond 65nm drives the need for model based DFM solutions.1.10 Summary.PART 1: NEWLY EXACERBATED EFFECTS.2. Lithography related Aspects of DFM.2.1 Economic motivations for DFM.2.2 Lithographic tools and techniques for advanced technology nodes.2.3 Lithography limited yield.2.4 Lithography driven DFM Solutions.3. Interaction of layout with transistor performance and stress engineering techniques.3.1 Introduction.3.2 Impact of stress on transistor performance.3.3 Stress propagation.3.4 Stress sources.3.5 Introducing stress into transistors.PART 2: DESIGN SOLUTIONS.4. Signal and Power Integrity.4.1 Introduction.4.2 Interconnect Resistance, Capacitance and Inductance.4.3 Inductance Effects on Interconnect.5. Analog and Mixed Signal Circuit Design for Yield and Manufacturability.5.1 Introduction.5.2 Guidelines.5.3 Device Selection.5.4 Device Size Heart Beat.5.5 Device Matching.5.6 Design Guidelines.5.7 Layout Guidelines.5.8 Test.6. Design for Variability, Performance and Yield.6.1 Introduction.6.2 Impact of variations (introduced by both process and circuit operation) on the design.6.3 Some Parametric Fluctuations with new implications for design .6.4 Process Variations in Interconnects.6.5 Impact of Deep Sub-Micron Integration in SRAMs.6.6 Impact of Layout Styles on Manufacturability, Yield and Scalability.6.7 Design for variations.6.8 Summary.PART 3: THE ROAD TO DFM.7. Nano-CMOS design tools: Beyond model-based analysis and correction.7.1 Introduction.7.2 Electrical Design for Manufacturability (DFM).7.3 Criticality Aware DFM.7.4 On Guardbands, Statistics, and Gaps.7.5 Opportunistic Mindsets.7.6 Futures at o 45nm .7.7 Summary.7.8 References."
schema:description""Nano-CMOS Design for Manufacturability examines the challenges that design engineers face in the nano-scaled era, such as exacerbated effects and the proven design for manufacturability (DFM) methodology in the midst of increasing variability and design process interactions. In addition to discussing the difficulties brought on by the continued dimensional scaling in conformance with Moore's law, the authors also tackle complex issues in the design process to overcome the difficulties, including the use of a functional first silicon to support a predictable product ramp. Moreover, they introduce several emerging concepts, including stress proximity effects, contour-based extraction, and design process interactions."--BOOK JACKET."
schema:exampleOfWork<http://worldcat.org/entity/work/id/500381407>
schema:inLanguage"en"
schema:name"Nano-CMOS design for manufacturability robust circuit and physical design for sub-65 nm technology nodes"
schema:numberOfPages"385"
schema:publisher
schema:sameAs<info:doi/10.1002/9780470382820>
schema:sameAs<http://dx.doi.org/10.1002/9780470382820>
schema:url<http://search.ebscohost.com/login.aspx?direct=true&scope=site&db=nlebk&db=nlabk&AN=266156>
schema:url<http://public.eblib.com/EBLPublic/PublicView.do?ptiID=413074>
schema:url<http://site.ebrary.com/id/10278707>
schema:url<http://app.knovel.com/web/toc.v/cid:kpNCMOSDM2>
schema:url<http://dx.doi.org/10.1002/9780470382820>
schema:url<http://www.myilibrary.com?id=268822>
schema:url<http://public.eblib.com/EBLPublic/PublicView.do?ptiID=413074_0>
schema:workExample
schema:workExample
schema:workExample
schema:workExample
schema:workExample
schema:workExample

Content-negotiable representations

Chiudi finestra

Per favore entra in WorldCat 

Non hai un account? Puoi facilmente crearne uno gratuito.