跳到内容
Nano-CMOS design for manufacturability : robust circuit and physical design for sub-65 nm technology nodes 预览资料
关闭预览资料
正在查...

Nano-CMOS design for manufacturability : robust circuit and physical design for sub-65 nm technology nodes

著者: Ban P Wong; et al
出版商: Hoboken, NJ : Wiley, ©2009.
版本/格式:   电子图书 : 文献 : 英语查看所有的版本和格式
数据库:WorldCat
提要:
"Nano-CMOS Design for Manufacturability examines the challenges that design engineers face in the nano-scaled era, such as exacerbated effects and the proven design for manufacturability (DFM) methodology in the midst of increasing variability and design process interactions. In addition to discussing the difficulties brought on by the continued dimensional scaling in conformance with Moore's law, the authors also  再读一些...
评估:

根据 1 评估等级 1 附有评论

主题
更多类似这样的

 

在线查找

与资料的链接

在图书馆查找

&AllPage.SpinnerRetrieving; 正在查找有这资料的图书馆...

详细书目

类型/形式: Electronic books
附加的形体格式: Print version:
Nano-CMOS design for manufacturability.
Hoboken, NJ : Wiley, c2009
(DLC) 2008007589
(OCoLC)212375857
材料类型: 文献, 互联网资源
文件类型: 互联网资源, 计算机文档
所有的著者/提供者: Ban P Wong; et al
ISBN: 9781615831753 1615831754 9780470382820 0470382821 9780470382813 0470382813
OCLC号码: 491221873
描述: 1 online resource (xv, 385 p.) : ill.
内容: 1. Introduction.1.1 DFM - Value proposition.1.2 Deficiencies in Boolean-based Design Rules in the sub-wavelength regime [6].1.3 Impact of Variability on Yield and Performance.1.4 The industry challenge - disappearing process window.1.5 Mobility enhancement techniques - a new source of variability induced by design process interaction.1.6 Design dependency of chip surface topology.1.7 Newly exacerbated narrow width effect in nano-CMOS nodes.1.8 Well proximity effect.1.9 Scaling beyond 65nm drives the need for model based DFM solutions.1.10 Summary.PART 1: NEWLY EXACERBATED EFFECTS.2. Lithography related Aspects of DFM.2.1 Economic motivations for DFM.2.2 Lithographic tools and techniques for advanced technology nodes.2.3 Lithography limited yield.2.4 Lithography driven DFM Solutions.3. Interaction of layout with transistor performance and stress engineering techniques.3.1 Introduction.3.2 Impact of stress on transistor performance.3.3 Stress propagation.3.4 Stress sources.3.5 Introducing stress into transistors.PART 2: DESIGN SOLUTIONS.4. Signal and Power Integrity.4.1 Introduction.4.2 Interconnect Resistance, Capacitance and Inductance.4.3 Inductance Effects on Interconnect.5. Analog and Mixed Signal Circuit Design for Yield and Manufacturability.5.1 Introduction.5.2 Guidelines.5.3 Device Selection.5.4 Device Size Heart Beat.5.5 Device Matching.5.6 Design Guidelines.5.7 Layout Guidelines.5.8 Test.6. Design for Variability, Performance and Yield.6.1 Introduction.6.2 Impact of variations (introduced by both process and circuit operation) on the design.6.3 Some Parametric Fluctuations with new implications for design .6.4 Process Variations in Interconnects.6.5 Impact of Deep Sub-Micron Integration in SRAMs.6.6 Impact of Layout Styles on Manufacturability, Yield and Scalability.6.7 Design for variations.6.8 Summary.PART 3: THE ROAD TO DFM.7. Nano-CMOS design tools: Beyond model-based analysis and correction.7.1 Introduction.7.2 Electrical Design for Manufacturability (DFM).7.3 Criticality Aware DFM.7.4 On Guardbands, Statistics, and Gaps.7.5 Opportunistic Mindsets.7.6 Futures at o 45nm .7.7 Summary.7.8 References.
责任: Ban Wong ... [et al.].
更多信息:

摘要:

"Nano-CMOS Design for Manufacturability examines the challenges that design engineers face in the nano-scaled era, such as exacerbated effects and the proven design for manufacturability (DFM) methodology in the midst of increasing variability and design process interactions. In addition to discussing the difficulties brought on by the continued dimensional scaling in conformance with Moore's law, the authors also tackle complex issues in the design process to overcome the difficulties, including the use of a functional first silicon to support a predictable product ramp. Moreover, they introduce several emerging concepts, including stress proximity effects, contour-based extraction, and design process interactions."--BOOK JACKET.

评论

用户提供的评论

WorldCat用户评论 (1)

www.parkanorgebutikk.com Rabatt moncler Dame vests salg nettbutikk

评论者是 parkanorgebutikk (公布的WorldCat用户 2012-06-24) 极好 Permalink

Moncler jakker, kåper og vester for menn og kvinner med uslåelige priser pluss gratis frakt !

<a href="http://www.parkanorgebutikk.com/moncler-dame-vests-c-167.html">http://www.parkanorgebutikk.com/moncler-dame-vests-c-167.html</a>

  • 这一评论对你是否有所帮助?
  •   
正在获取GoodReads评论...
正在检索DOGObooks的评论

标签

争取是第一个!
确认申请

你可能已经申请过这份资料。如果还是想申请,请选确认。

链接数据


<http://www.worldcat.org/oclc/491221873>
library:oclcnum"491221873"
library:placeOfPublication
library:placeOfPublication
owl:sameAs<info:oclcnum/491221873>
rdf:typeschema:Book
schema:about
schema:about
schema:about
schema:about
schema:about
<http://id.worldcat.org/fast/975545>
rdf:typeschema:Intangible
schema:name"Integrated circuits--Design and construction"@en
schema:about
schema:about
schema:about
<http://id.worldcat.org/fast/1017641>
rdf:typeschema:Intangible
schema:name"Metal oxide semiconductors, Complementary--Design and construction"@en
schema:about
schema:about
<http://id.loc.gov/authorities/subjects/sh2008107701>
rdf:typeschema:Intangible
schema:name"Metal oxide semiconductors, Complementary--Design and construction."@en
schema:bookFormatschema:EBook
schema:contributor
schema:copyrightYear"2009"
schema:datePublished"2009"
schema:description"1. Introduction.1.1 DFM - Value proposition.1.2 Deficiencies in Boolean-based Design Rules in the sub-wavelength regime [6].1.3 Impact of Variability on Yield and Performance.1.4 The industry challenge - disappearing process window.1.5 Mobility enhancement techniques - a new source of variability induced by design process interaction.1.6 Design dependency of chip surface topology.1.7 Newly exacerbated narrow width effect in nano-CMOS nodes.1.8 Well proximity effect.1.9 Scaling beyond 65nm drives the need for model based DFM solutions.1.10 Summary.PART 1: NEWLY EXACERBATED EFFECTS.2. Lithography related Aspects of DFM.2.1 Economic motivations for DFM.2.2 Lithographic tools and techniques for advanced technology nodes.2.3 Lithography limited yield.2.4 Lithography driven DFM Solutions.3. Interaction of layout with transistor performance and stress engineering techniques.3.1 Introduction.3.2 Impact of stress on transistor performance.3.3 Stress propagation.3.4 Stress sources.3.5 Introducing stress into transistors.PART 2: DESIGN SOLUTIONS.4. Signal and Power Integrity.4.1 Introduction.4.2 Interconnect Resistance, Capacitance and Inductance.4.3 Inductance Effects on Interconnect.5. Analog and Mixed Signal Circuit Design for Yield and Manufacturability.5.1 Introduction.5.2 Guidelines.5.3 Device Selection.5.4 Device Size Heart Beat.5.5 Device Matching.5.6 Design Guidelines.5.7 Layout Guidelines.5.8 Test.6. Design for Variability, Performance and Yield.6.1 Introduction.6.2 Impact of variations (introduced by both process and circuit operation) on the design.6.3 Some Parametric Fluctuations with new implications for design .6.4 Process Variations in Interconnects.6.5 Impact of Deep Sub-Micron Integration in SRAMs.6.6 Impact of Layout Styles on Manufacturability, Yield and Scalability.6.7 Design for variations.6.8 Summary.PART 3: THE ROAD TO DFM.7. Nano-CMOS design tools: Beyond model-based analysis and correction.7.1 Introduction.7.2 Electrical Design for Manufacturability (DFM).7.3 Criticality Aware DFM.7.4 On Guardbands, Statistics, and Gaps.7.5 Opportunistic Mindsets.7.6 Futures at o 45nm .7.7 Summary.7.8 References."@en
schema:description""Nano-CMOS Design for Manufacturability examines the challenges that design engineers face in the nano-scaled era, such as exacerbated effects and the proven design for manufacturability (DFM) methodology in the midst of increasing variability and design process interactions. In addition to discussing the difficulties brought on by the continued dimensional scaling in conformance with Moore's law, the authors also tackle complex issues in the design process to overcome the difficulties, including the use of a functional first silicon to support a predictable product ramp. Moreover, they introduce several emerging concepts, including stress proximity effects, contour-based extraction, and design process interactions."--BOOK JACKET."@en
schema:exampleOfWork<http://worldcat.org/entity/work/id/500381407>
schema:genre"Electronic books."@en
schema:inLanguage"en"
schema:name"Nano-CMOS design for manufacturability robust circuit and physical design for sub-65 nm technology nodes"@en
schema:numberOfPages"385"
schema:publisher
schema:url<http://www.myilibrary.com?id=268822>
schema:url<http://app.knovel.com/web/toc.v/cid:kpNCMOSDM2>
schema:url<http://public.eblib.com/EBLPublic/PublicView.do?ptiID=413074_0>
schema:url
schema:url
schema:url<http://public.eblib.com/EBLPublic/PublicView.do?ptiID=413074>
schema:url<http://site.ebrary.com/id/10278707>
schema:url<http://search.ebscohost.com/login.aspx?direct=true&scope=site&db=nlebk&db=nlabk&AN=266156>
schema:workExample
schema:workExample
schema:workExample
schema:workExample

Content-negotiable representations

关闭窗口

请登入WorldCat 

没有张号吗?很容易就可以 建立免费的账号.