skip to content
Quick-turnaround ASIC design in VHDL : core-based behavioral synthesis Preview this item
ClosePreview this item
Checking...

Quick-turnaround ASIC design in VHDL : core-based behavioral synthesis

Author: Mohamed S Ben Romdhane; V Madisetti; John W Hines
Publisher: Boston : Kluwer Academic Publishers, ©1996.
Series: Kluwer international series in engineering and computer science, SECS 367.; Kluwer international series in engineering and computer science., VLSI, computer architecture, and digital signal processing.
Edition/Format:   Print book : EnglishView all editions and formats
Database:WorldCat
Summary:
Application-specific standard products (ASSPs) and application-specific integrated circuits (ASICs) are expected to become more than fifty percent of the $10 billion VLSI Digital Signal Processing (DSP) market in year 2000. With rapidly shrinking time-to-market (TTM) requirements, and multiple design goals that seek to optimize sample rate, clock speed, area, and power, the novel core-based behavioral synthesis
Rating:

(not yet rated) 0 with reviews - Be the first.

Subjects
More like this

 

Find a copy in the library

&AllPage.SpinnerRetrieving; Finding libraries that hold this item...

Details

Additional Physical Format: Online version:
Romdhane, Mohamed S. Ben, 1964-
Quick-turnaround ASIC design in VHDL.
Boston : Kluwer Academic Publishers, ©1996
(OCoLC)605119104
Online version:
Romdhane, Mohamed S. Ben, 1964-
Quick-turnaround ASIC design in VHDL.
Boston : Kluwer Academic Publishers, ©1996
(OCoLC)605919262
Document Type: Book
All Authors / Contributors: Mohamed S Ben Romdhane; V Madisetti; John W Hines
ISBN: 0792397444 9780792397441
OCLC Number: 34658731
Description: xviii, 180 pages : illustrations ; 25 cm.
Contents: 1. Introduction --
2. Background --
3. VHDL-Based Design --
4. Design for Reuse --
5. Design with Reuse --
6. Board Integration --
7. Conclusions --
App. A: DWR Software.
Series Title: Kluwer international series in engineering and computer science, SECS 367.; Kluwer international series in engineering and computer science., VLSI, computer architecture, and digital signal processing.
Responsibility: Mohamed S. Ben Romdhane, Vijay K. Madisetti, John W. Hines.
More information:

Abstract:

Modern digital signal processing applications provide a large challenge to the system designer. Algorithms are becoming increasingly complex, and yet they must be realized with tight performance  Read more...

Reviews

User-contributed reviews
Retrieving GoodReads reviews...
Retrieving DOGObooks reviews...

Tags

Be the first.
Confirm this request

You may have already requested this item. Please select Ok if you would like to proceed with this request anyway.

Linked Data


Primary Entity

<http://www.worldcat.org/oclc/34658731> # Quick-turnaround ASIC design in VHDL : core-based behavioral synthesis
    a schema:CreativeWork, schema:Book ;
    library:oclcnum "34658731" ;
    library:placeOfPublication <http://id.loc.gov/vocabulary/countries/mau> ;
    library:placeOfPublication <http://dbpedia.org/resource/Boston> ; # Boston
    schema:about <http://id.worldcat.org/fast/1163476> ; # VHDL (Computer hardware description language)
    schema:about <http://dewey.info/class/621.38220285/e20/> ;
    schema:about <http://experiment.worldcat.org/entity/work/data/836953297#Topic/application_specific_integrated_circuits_design_data_processing> ; # Application-specific integrated circuits--Design--Data processing
    schema:about <http://id.worldcat.org/fast/811722> ; # Application-specific integrated circuits--Design--Data processing
    schema:about <http://experiment.worldcat.org/entity/work/data/836953297#Thing/signals> ; # Signals
    schema:about <http://experiment.worldcat.org/entity/work/data/836953297#Topic/vhdl> ; # VHDL
    schema:about <http://id.worldcat.org/fast/872701> ; # Computer-aided design
    schema:bookFormat bgn:PrintBook ;
    schema:contributor <http://viaf.org/viaf/38604552> ; # Vijay Madisetti
    schema:contributor <http://viaf.org/viaf/164998998> ; # John W. Hines
    schema:copyrightYear "1996" ;
    schema:creator <http://viaf.org/viaf/9109688> ; # Mohamed S. Ben Romdhane
    schema:datePublished "1996" ;
    schema:description "The authors show how VLSI chips can be rapidly designed within a VHDL-based synthesis environment using a pre-designed library of core components. The core library represents synthesizable units of behavior (function and control) that are both application-specific and organization-specific, empowering the chip designer with a competitive advantage. The key to the quick-turnaround is the high amount of systematic reuse utilized within the design methodology. The percolation of accurate power, speed, area, and timing information to higher levels of abstraction allows rapid and efficient exploration of the design space facilitating the optimization of these objectives individually or concurrently. System integration and test of ASICs into board-level designs is also facilitated."@en ;
    schema:description "1. Introduction -- 2. Background -- 3. VHDL-Based Design -- 4. Design for Reuse -- 5. Design with Reuse -- 6. Board Integration -- 7. Conclusions -- App. A: DWR Software."@en ;
    schema:description "Quick-Turnaround ASIC Design with VHDL: Core-Based Behavioral Synthesis presents a new approach to behavioral synthesis that uses a pre-designed library of DSP cores, providing a highly competitive alternative to existing high-level synthesis tools for DSP."@en ;
    schema:description "Application-specific standard products (ASSPs) and application-specific integrated circuits (ASICs) are expected to become more than fifty percent of the $10 billion VLSI Digital Signal Processing (DSP) market in year 2000. With rapidly shrinking time-to-market (TTM) requirements, and multiple design goals that seek to optimize sample rate, clock speed, area, and power, the novel core-based behavioral synthesis methodology presented in this book shows how organizations can meet these new challenges effectively and consistently over the next decade."@en ;
    schema:exampleOfWork <http://worldcat.org/entity/work/id/836953297> ;
    schema:inLanguage "en" ;
    schema:isPartOf <http://experiment.worldcat.org/entity/work/data/836953297#Series/kluwer_international_series_in_engineering_and_computer_science> ; # Kluwer international series in engineering and computer science.
    schema:isPartOf <http://experiment.worldcat.org/entity/work/data/836953297#Series/kluwer_international_series_in_engineering_and_computer_science_vlsi_computer_architecture_and_digital_signal_processing> ; # Kluwer international series in engineering and computer science ; VLSI, computer architecture, and digital signal processing
    schema:isSimilarTo <http://www.worldcat.org/oclc/605119104> ;
    schema:isSimilarTo <http://www.worldcat.org/oclc/605919262> ;
    schema:name "Quick-turnaround ASIC design in VHDL : core-based behavioral synthesis"@en ;
    schema:productID "34658731" ;
    schema:publication <http://www.worldcat.org/title/-/oclc/34658731#PublicationEvent/boston_kluwer_academic_publishers_1996> ;
    schema:publisher <http://experiment.worldcat.org/entity/work/data/836953297#Agent/kluwer_academic_publishers> ; # Kluwer Academic Publishers
    schema:workExample <http://worldcat.org/isbn/9780792397441> ;
    umbel:isLike <http://bnb.data.bl.uk/id/resource/GB9661851> ;
    wdrs:describedby <http://www.worldcat.org/title/-/oclc/34658731> ;
    .


Related Entities

<http://dbpedia.org/resource/Boston> # Boston
    a schema:Place ;
    schema:name "Boston" ;
    .

<http://experiment.worldcat.org/entity/work/data/836953297#Agent/kluwer_academic_publishers> # Kluwer Academic Publishers
    a bgn:Agent ;
    schema:name "Kluwer Academic Publishers" ;
    .

<http://experiment.worldcat.org/entity/work/data/836953297#Series/kluwer_international_series_in_engineering_and_computer_science> # Kluwer international series in engineering and computer science.
    a bgn:PublicationSeries ;
    schema:hasPart <http://www.worldcat.org/oclc/34658731> ; # Quick-turnaround ASIC design in VHDL : core-based behavioral synthesis
    schema:name "Kluwer international series in engineering and computer science." ;
    schema:name "Kluwer international series in engineering and computer science ;" ;
    .

<http://experiment.worldcat.org/entity/work/data/836953297#Series/kluwer_international_series_in_engineering_and_computer_science_vlsi_computer_architecture_and_digital_signal_processing> # Kluwer international series in engineering and computer science ; VLSI, computer architecture, and digital signal processing
    a bgn:PublicationSeries ;
    schema:hasPart <http://www.worldcat.org/oclc/34658731> ; # Quick-turnaround ASIC design in VHDL : core-based behavioral synthesis
    schema:name "Kluwer international series in engineering and computer science ; VLSI, computer architecture, and digital signal processing" ;
    .

<http://experiment.worldcat.org/entity/work/data/836953297#Topic/application_specific_integrated_circuits_design_data_processing> # Application-specific integrated circuits--Design--Data processing
    a schema:Intangible ;
    schema:hasPart <http://id.loc.gov/authorities/subjects/sh89004045> ;
    schema:name "Application-specific integrated circuits--Design--Data processing"@en ;
    .

<http://id.worldcat.org/fast/1163476> # VHDL (Computer hardware description language)
    a schema:Intangible ;
    schema:name "VHDL (Computer hardware description language)"@en ;
    .

<http://id.worldcat.org/fast/811722> # Application-specific integrated circuits--Design--Data processing
    a schema:Intangible ;
    schema:name "Application-specific integrated circuits--Design--Data processing"@en ;
    .

<http://id.worldcat.org/fast/872701> # Computer-aided design
    a schema:Intangible ;
    schema:name "Computer-aided design"@en ;
    .

<http://viaf.org/viaf/164998998> # John W. Hines
    a schema:Person ;
    schema:familyName "Hines" ;
    schema:givenName "John W." ;
    schema:name "John W. Hines" ;
    .

<http://viaf.org/viaf/38604552> # Vijay Madisetti
    a schema:Person ;
    schema:familyName "Madisetti" ;
    schema:givenName "Vijay" ;
    schema:givenName "V." ;
    schema:name "Vijay Madisetti" ;
    .

<http://viaf.org/viaf/9109688> # Mohamed S. Ben Romdhane
    a schema:Person ;
    schema:birthDate "1964" ;
    schema:familyName "Romdhane" ;
    schema:givenName "Mohamed S. Ben" ;
    schema:name "Mohamed S. Ben Romdhane" ;
    .

<http://worldcat.org/isbn/9780792397441>
    a schema:ProductModel ;
    schema:isbn "0792397444" ;
    schema:isbn "9780792397441" ;
    .

<http://www.worldcat.org/oclc/605119104>
    a schema:CreativeWork ;
    rdfs:label "Quick-turnaround ASIC design in VHDL." ;
    schema:description "Online version:" ;
    schema:isSimilarTo <http://www.worldcat.org/oclc/34658731> ; # Quick-turnaround ASIC design in VHDL : core-based behavioral synthesis
    .

<http://www.worldcat.org/oclc/605919262>
    a schema:CreativeWork ;
    rdfs:label "Quick-turnaround ASIC design in VHDL." ;
    schema:description "Online version:" ;
    schema:isSimilarTo <http://www.worldcat.org/oclc/34658731> ; # Quick-turnaround ASIC design in VHDL : core-based behavioral synthesis
    .


Content-negotiable representations

Close Window

Please sign in to WorldCat 

Don't have an account? You can easily create a free account.