Find a copy online
Links to this item
Find a copy in the library
Finding libraries that hold this item...
|Material Type:||Conference publication, Internet resource|
|Document Type:||Book, Internet Resource|
|All Authors / Contributors:||
David C Luckham; Larry M Augustin; John J Kenney; James Vera; Doug Bryan; Walter Mann; Stanford University. Computer Systems Laboratory.; Stanford University. Computer Systems Laboratory. Program Analysis and Verification Group.
Large memories of this kind are expected to have wide use in speech recognition and scene analysis, in signal detection and verification, and in adaptive control of automated equipment---in general, in dealing with real-world information in real time. The memory can be realized as a simple, massively parallel computer. Digital technology has reached a point where building large memories is becoming practical. This research project is aimed at resolving major design issues that have to be faced in building the memories. This report describes the design of a prototype memory with 256-bit addresses and from 8K to 128K locations for 256-bit words. A key aspect of the design is extensive use of dynamic RAM and other standard components.