skip to content
Timing Analysis and Optimization of Sequential Circuits Preview this item
ClosePreview this item
Checking...

Timing Analysis and Optimization of Sequential Circuits

Author: Naresh Maheshwari; Sachin S Sapatnekar
Publisher: Boston, MA : Springer US, 1999.
Edition/Format:   eBook : Document : EnglishView all editions and formats
Database:WorldCat
Summary:
Recent years have seen rapid strides in the level of sophistication of VLSI circuits. On the performance front, there is a vital need for techniques to design fast, low-power chips with minimum area for increasingly complex systems, while on the economic side there is the vastly increased pressure of time-to-market. These pressures have made the use of CAD tools mandatory in designing complex systems. Timing  Read more...
Rating:

(not yet rated) 0 with reviews - Be the first.

Subjects
More like this

 

Find a copy online

Links to this item

Find a copy in the library

&AllPage.SpinnerRetrieving; Finding libraries that hold this item...

Details

Genre/Form: Electronic books
Additional Physical Format: Print version:
Material Type: Document, Internet resource
Document Type: Internet Resource, Computer File
All Authors / Contributors: Naresh Maheshwari; Sachin S Sapatnekar
ISBN: 9781461556374 1461556376
OCLC Number: 851754026
Description: 1 online resource (xv, 190 pages)
Contents: 1. Introduction --
1.1 Performance Optimization of VLSI Circuits --
1.2 Outline of the Book --
2. Timing Analysis of Sequential Circuits --
2.1 Introduction --
2.2 Combinational Delay Modeling --
2.3 Clocking Disciplines: Edge-Triggered Circuits --
2.4 Resolving Short Path Violations --
2.5 Clocking Disciplines: Level-clocked Circuits --
2.6 Clock Schedule Optimization for Level-Clocked Circuits --
2.7 Timing Analysis of Domino Logic --
2.8 Concluding Remarks --
3. Clock Skew Optimization --
3.1 The Notion of Deliberate Clock Skew --
3.2 Is Clock Skew Optimization Safe? --
3.3 Clock Tree Construction --
3.4 Clock Skew Optimization --
3.5 Clock Skew Optimization with Transistor Sizing --
3.6 Wave Pipelining Issues --
3.7 Deliberate Skews for Peak Current Reduction --
3.8 Conclusion --
4. The Basics of Retiming --
4.1 Introduction to Retiming --
4.2 A Broad Overview of Research on Retiming --
4.3 Modeling and Assumptions for Retiming --
4.4 Minperiod Optimization of Edge-triggered Circuits --
4.5 Level-clocked Circuits --
4.6 Concluding Remarks --
5. Minarea Retiming --
5.1 The Leiserson-Saxe Approach --
5.2 The Minaret Algorithm --
5.3 Minarea Retiming of Level-Clocked Circuits --
6. Retiming Control Logic --
6.1 Minperiod Initial State Retiming via the State Transition Graph --
6.2 Minperiod Initial State Retiming via Reverse Retiming --
6.3 Minarea Initial State Retiming --
6.4 Maintaining Initial States With Explicit Reset Circuitry --
7. Miscellaneous Issues in Retiming --
7.1 Retiming and Testing --
7.2 Verification Issues --
7.3 Retiming for Low Power --
7.4 Retiming with Logic Synthesis --
7.5 Retiming for FPGA's --
7.6 Practical Issues --
7.7 Conclusion --
8. Conclusion --
References.
Responsibility: by Naresh Maheshwari, Sachin S. Sapatnekar.

Abstract:

Recent years have seen rapid strides in the level of sophistication of VLSI circuits. On the performance front, there is a vital need for techniques to design fast, low-power chips with minimum area for increasingly complex systems, while on the economic side there is the vastly increased pressure of time-to-market. These pressures have made the use of CAD tools mandatory in designing complex systems. Timing Analysis and Optimization of Sequential Circuits describes CAD algorithms for analyzing and optimizing the timing behavior of sequential circuits with special reference to performance parameters such as power and area. A unified approach to performance analysis and optimization of sequential circuits is presented. The state of the art in timing analysis and optimization techniques is described for circuits using edge-triggered or level-sensitive memory elements. Specific emphasis is placed on two methods that are true sequential timing optimizations techniques: retiming and clock skew optimization. Timing Analysis and Optimization of Sequential Circuits covers the following topics: Algorithms for sequential timing analysis Fast algorithms for clock skew optimization and their applications Efficient techniques for retiming large sequential circuits Coupling sequential and combinational optimizations. Timing Analysis and Optimization of Sequential Circuits is written for graduate students, researchers and professionals in the area of CAD for VLSI and VLSI circuit design.

Reviews

Editorial reviews

Publisher Synopsis

'To sum it up it can be said that the authors have done a great job. The book is well written and can serve as a textbook for graduate students, researchers, and professionals in the area of CAD for Read more...

 
User-contributed reviews
Retrieving GoodReads reviews...
Retrieving DOGObooks reviews...

Tags

Be the first.
Confirm this request

You may have already requested this item. Please select Ok if you would like to proceed with this request anyway.

Linked Data


Primary Entity

<http://www.worldcat.org/oclc/851754026> # Timing Analysis and Optimization of Sequential Circuits
    a schema:Book, schema:CreativeWork, schema:MediaObject ;
   library:oclcnum "851754026" ;
   library:placeOfPublication <http://id.loc.gov/vocabulary/countries/mau> ;
   library:placeOfPublication <http://experiment.worldcat.org/entity/work/data/42482647#Place/boston_ma> ; # Boston, MA
   schema:about <http://id.worldcat.org/fast/872078> ; # Computer engineering
   schema:about <http://id.worldcat.org/fast/1141455> ; # Systems engineering
   schema:about <http://dewey.info/class/621.3815/e23/> ;
   schema:about <http://id.worldcat.org/fast/872701> ; # Computer-aided design
   schema:about <http://id.worldcat.org/fast/910312> ; # Engineering
   schema:bookFormat schema:EBook ;
   schema:contributor <http://viaf.org/viaf/113163149> ; # Sachin S. Sapatnekar
   schema:creator <http://viaf.org/viaf/78096412> ; # Naresh Maheshwari
   schema:datePublished "1999" ;
   schema:description "1. Introduction -- 1.1 Performance Optimization of VLSI Circuits -- 1.2 Outline of the Book -- 2. Timing Analysis of Sequential Circuits -- 2.1 Introduction -- 2.2 Combinational Delay Modeling -- 2.3 Clocking Disciplines: Edge-Triggered Circuits -- 2.4 Resolving Short Path Violations -- 2.5 Clocking Disciplines: Level-clocked Circuits -- 2.6 Clock Schedule Optimization for Level-Clocked Circuits -- 2.7 Timing Analysis of Domino Logic -- 2.8 Concluding Remarks -- 3. Clock Skew Optimization -- 3.1 The Notion of Deliberate Clock Skew -- 3.2 Is Clock Skew Optimization Safe? -- 3.3 Clock Tree Construction -- 3.4 Clock Skew Optimization -- 3.5 Clock Skew Optimization with Transistor Sizing -- 3.6 Wave Pipelining Issues -- 3.7 Deliberate Skews for Peak Current Reduction -- 3.8 Conclusion -- 4. The Basics of Retiming -- 4.1 Introduction to Retiming -- 4.2 A Broad Overview of Research on Retiming -- 4.3 Modeling and Assumptions for Retiming -- 4.4 Minperiod Optimization of Edge-triggered Circuits -- 4.5 Level-clocked Circuits -- 4.6 Concluding Remarks -- 5. Minarea Retiming -- 5.1 The Leiserson-Saxe Approach -- 5.2 The Minaret Algorithm -- 5.3 Minarea Retiming of Level-Clocked Circuits -- 6. Retiming Control Logic -- 6.1 Minperiod Initial State Retiming via the State Transition Graph -- 6.2 Minperiod Initial State Retiming via Reverse Retiming -- 6.3 Minarea Initial State Retiming -- 6.4 Maintaining Initial States With Explicit Reset Circuitry -- 7. Miscellaneous Issues in Retiming -- 7.1 Retiming and Testing -- 7.2 Verification Issues -- 7.3 Retiming for Low Power -- 7.4 Retiming with Logic Synthesis -- 7.5 Retiming for FPGA's -- 7.6 Practical Issues -- 7.7 Conclusion -- 8. Conclusion -- References."@en ;
   schema:description "Recent years have seen rapid strides in the level of sophistication of VLSI circuits. On the performance front, there is a vital need for techniques to design fast, low-power chips with minimum area for increasingly complex systems, while on the economic side there is the vastly increased pressure of time-to-market. These pressures have made the use of CAD tools mandatory in designing complex systems. Timing Analysis and Optimization of Sequential Circuits describes CAD algorithms for analyzing and optimizing the timing behavior of sequential circuits with special reference to performance parameters such as power and area. A unified approach to performance analysis and optimization of sequential circuits is presented. The state of the art in timing analysis and optimization techniques is described for circuits using edge-triggered or level-sensitive memory elements. Specific emphasis is placed on two methods that are true sequential timing optimizations techniques: retiming and clock skew optimization. Timing Analysis and Optimization of Sequential Circuits covers the following topics: Algorithms for sequential timing analysis Fast algorithms for clock skew optimization and their applications Efficient techniques for retiming large sequential circuits Coupling sequential and combinational optimizations. Timing Analysis and Optimization of Sequential Circuits is written for graduate students, researchers and professionals in the area of CAD for VLSI and VLSI circuit design."@en ;
   schema:exampleOfWork <http://worldcat.org/entity/work/id/42482647> ;
   schema:genre "Electronic books"@en ;
   schema:inLanguage "en" ;
   schema:isSimilarTo <http://worldcat.org/entity/work/data/42482647#CreativeWork/> ;
   schema:name "Timing Analysis and Optimization of Sequential Circuits"@en ;
   schema:productID "851754026" ;
   schema:publication <http://www.worldcat.org/title/-/oclc/851754026#PublicationEvent/boston_ma_springer_us_1999> ;
   schema:publisher <http://experiment.worldcat.org/entity/work/data/42482647#Agent/springer_us> ; # Springer US
   schema:url <http://public.eblib.com/choice/publicfullrecord.aspx?p=3080799> ;
   schema:url <http://dx.doi.org/10.1007/978-1-4615-5637-4> ;
   schema:workExample <http://worldcat.org/isbn/9781461556374> ;
   schema:workExample <http://dx.doi.org/10.1007/978-1-4615-5637-4> ;
   wdrs:describedby <http://www.worldcat.org/title/-/oclc/851754026> ;
    .


Related Entities

<http://id.worldcat.org/fast/1141455> # Systems engineering
    a schema:Intangible ;
   schema:name "Systems engineering"@en ;
    .

<http://id.worldcat.org/fast/872078> # Computer engineering
    a schema:Intangible ;
   schema:name "Computer engineering"@en ;
    .

<http://id.worldcat.org/fast/872701> # Computer-aided design
    a schema:Intangible ;
   schema:name "Computer-aided design"@en ;
    .

<http://id.worldcat.org/fast/910312> # Engineering
    a schema:Intangible ;
   schema:name "Engineering"@en ;
    .

<http://viaf.org/viaf/113163149> # Sachin S. Sapatnekar
    a schema:Person ;
   schema:familyName "Sapatnekar" ;
   schema:givenName "Sachin S." ;
   schema:name "Sachin S. Sapatnekar" ;
    .

<http://viaf.org/viaf/78096412> # Naresh Maheshwari
    a schema:Person ;
   schema:familyName "Maheshwari" ;
   schema:givenName "Naresh" ;
   schema:name "Naresh Maheshwari" ;
    .

<http://worldcat.org/entity/work/data/42482647#CreativeWork/>
    a schema:CreativeWork ;
   schema:description "Print version:" ;
   schema:isSimilarTo <http://www.worldcat.org/oclc/851754026> ; # Timing Analysis and Optimization of Sequential Circuits
    .

<http://worldcat.org/isbn/9781461556374>
    a schema:ProductModel ;
   schema:isbn "1461556376" ;
   schema:isbn "9781461556374" ;
    .


Content-negotiable representations

Close Window

Please sign in to WorldCat 

Don't have an account? You can easily create a free account.