skip to content
Verilog by example : a concise introduction for FPGA design Preview this item
ClosePreview this item
Checking...

Verilog by example : a concise introduction for FPGA design

Author: Blaine C Readler
Publisher: [Place of publication not identified] : Full Arc Press, 2011.
Edition/Format:   Print book : English : 1st edView all editions and formats
Rating:

(not yet rated) 0 with reviews - Be the first.

Subjects
More like this

Find a copy in the library

&AllPage.SpinnerRetrieving; Finding libraries that hold this item...

Details

Document Type: Book
All Authors / Contributors: Blaine C Readler
ISBN: 9780983497301 0983497303
OCLC Number: 780536255
Notes: Includes index.
Description: 114 pages : illustrations ; 24 cm
Other Titles: Introduction for FPGA design
Responsibility: Blaine C. Readler.

Reviews

User-contributed reviews
Retrieving GoodReads reviews...
Retrieving DOGObooks reviews...

Tags

Be the first.
Confirm this request

You may have already requested this item. Please select Ok if you would like to proceed with this request anyway.

Linked Data


Primary Entity

<http://www.worldcat.org/oclc/780536255> # Verilog by example : a concise introduction for FPGA design
    a schema:CreativeWork, schema:Book ;
    library:oclcnum "780536255" ;
    library:placeOfPublication <http://experiment.worldcat.org/entity/work/data/1089603833#Place/place_of_publication_not_identified> ; # Place of publication not identified
    schema:about <http://id.worldcat.org/fast/1165388> ; # Verilog (Computer hardware description language)
    schema:about <http://id.worldcat.org/fast/923910> ; # Field programmable gate arrays
    schema:alternateName "Introduction for FPGA design" ;
    schema:bookEdition "1st ed." ;
    schema:bookFormat bgn:PrintBook ;
    schema:creator <http://viaf.org/viaf/4618145857126322921184> ; # Blaine C. Readler
    schema:datePublished "2011" ;
    schema:exampleOfWork <http://worldcat.org/entity/work/id/1089603833> ;
    schema:inLanguage "en" ;
    schema:name "Verilog by example : a concise introduction for FPGA design"@en ;
    schema:productID "780536255" ;
    schema:publication <http://www.worldcat.org/title/-/oclc/780536255#PublicationEvent/place_of_publication_not_identified_full_arc_press_2011> ;
    schema:publisher <http://experiment.worldcat.org/entity/work/data/1089603833#Agent/full_arc_press> ; # Full Arc Press
    schema:workExample <http://worldcat.org/isbn/9780983497301> ;
    wdrs:describedby <http://www.worldcat.org/title/-/oclc/780536255> ;
    .


Related Entities

<http://experiment.worldcat.org/entity/work/data/1089603833#Agent/full_arc_press> # Full Arc Press
    a bgn:Agent ;
    schema:name "Full Arc Press" ;
    .

<http://experiment.worldcat.org/entity/work/data/1089603833#Place/place_of_publication_not_identified> # Place of publication not identified
    a schema:Place ;
    schema:name "Place of publication not identified" ;
    .

<http://id.worldcat.org/fast/1165388> # Verilog (Computer hardware description language)
    a schema:Intangible ;
    schema:name "Verilog (Computer hardware description language)"@en ;
    .

<http://id.worldcat.org/fast/923910> # Field programmable gate arrays
    a schema:Intangible ;
    schema:name "Field programmable gate arrays"@en ;
    .

<http://viaf.org/viaf/4618145857126322921184> # Blaine C. Readler
    a schema:Person ;
    schema:familyName "Readler" ;
    schema:givenName "Blaine C." ;
    schema:name "Blaine C. Readler" ;
    .

<http://worldcat.org/isbn/9780983497301>
    a schema:ProductModel ;
    schema:isbn "0983497303" ;
    schema:isbn "9780983497301" ;
    .


Content-negotiable representations

Close Window

Please sign in to WorldCat 

Don't have an account? You can easily create a free account.