skip to content

Lubaszewski, Marcelo

Overview
Works: 21 works in 51 publications in 3 languages and 760 library holdings
Genres: Conference papers and proceedings 
Roles: Author, Editor, Thesis advisor, Creator
Classifications: TK7874, 621.3815
Publication Timeline
Key
Publications about Marcelo Lubaszewski
Publications by Marcelo Lubaszewski
Most widely held works by Marcelo Lubaszewski
Design of system on a chip : devices & components by Ricardo Reis( Book )
17 editions published between 2006 and 2010 in English and held by 133 libraries worldwide
Design of System on a Chip is the first of two volumes addressing the design challenges associated with new generations of the semiconductor technology. The various chapters are the compilations of tutorials presented at workshops in Brazil in the recent years by prominent authors from all over the world. In particular the first book deals with components and circuits. Device models have to satisfy the conditions to be computationally economical in addition to be accurate and to scale over various generations of technology. In addition the book addresses issues of the parasitic behavior of deep sub-micron components, such as parameter variations and sub-threshold effects. Furthermore various authors deal with items like mixed signal components and memories. We wind up with an exposition of the technology problems to be solved if our community wants to maintain the pace of the "International Technology Roadmap for Semiconductors" (ITRS)
XII Symposium on Integrated Circuits and Systems Design : proceedings : Natal-RN, Brazil, September 29-October 2, 1999 by Simposio de Concepcao de Circuitos Integrados( Book )
6 editions published between 1999 and 2002 in English and held by 42 libraries worldwide
XI Brazilian Symposium on Integrated Circuit Design : proceedings : September 30-October 3, 1998, Armação de Búzios, Rio de Janeiro, Brazil by Simpósio de Concepção de Circuitos Integrados( Book )
7 editions published between 1998 and 2002 in English and held by 38 libraries worldwide
Testing chips with mesh-based network-on-chip by Alexandre Amory( Book )
1 edition published in 2009 in English and held by 4 libraries worldwide
Proceedings of the 21st annual Symposium on Integrated Circuits and System Design : September 1-4, 2008, Gramado, Brazil by Marcelo Lubaszewski( Book )
3 editions published in 2008 in English and held by 3 libraries worldwide
SBCCI'99 : Symposium on integrated circuits and systems design : proceedings : September 29-October 2, 1999, Natal, RN, Brazil by Simpósio de Concepção de Circuitos Integrados( Book )
1 edition published in 1999 in English and held by 3 libraries worldwide
Proceedings : September 30 - October 3, 1998, Armação de Búzios, Rio de Janeiro, Brazil by Symposium on Integrated Circuits and Systems Design( Book )
2 editions published in 1998 in English and held by 2 libraries worldwide
LE TEST UNIFIE DE CARTES APPLIQUE A LA CONCEPTION DE SYSTEMES FIABLES by Marcelo Lubaszewski( Book )
1 edition published in 1994 in French and held by 1 library worldwide
SI ON VEUT ASSURER DE FACON EFFICACE LES TESTS DE CONCEPTION, DE FABRICATION, DE MAINTENANCE ET LE TEST ACCOMPLI AU COURS DE L'APPLICATION POUR LES SYSTEMES ELECTRONIQUES, ON EST AMENE A INTEGRER LE TEST HORS-LIGNE ET LE TEST EN-LIGNE DANS DES CIRCUITS. ENSUITE, POUR QUE LES SYSTEMES COMPLEXES TIRENT PROFIT DES DEUX TYPES DE TESTS, UNE TELLE UNIFICATION DOIT ETRE ETENDUE DU NIVEAU CIRCUIT AUX NIVEAUX CARTE ET MODULE. D'AUTRE PART, BIEN QUE L'INTEGRATION DES TECHNIQUES DE TEST HORS-LIGNE ET EN-LIGNE FAIT QU'IL EST POSSIBLE DE CONCEVOIR DES SYSTEMES POUR TOUTE APPLICATION SECURITAIRE, LE MATERIEL AJOUTE POUR ASSURER UNE HAUTE SURETE DE FONCTIONNEMENT FAIT QUE LA FIABILITE DE CES SYSTEMES EST REDUITE, CAR LA PROBABILITE D'OCCURENCE DE FAUTES AUGMENTE. CONFRONTEE A CES DEUX ASPECTS ANTAGONIQUES, CETTE THESE SE FIXE L'OBJECTIF DE TROUVER UN COMPROMIS ENTRE LA SECURITE ET LA FIABILITE DE SYSTEMES ELECTRONIQUES COMPLEXES. AINSI, DANS UN PREMIER TEMPS, ON PROPOSE UNE SOLUTION AUX PROBLEMES DE TEST HORS-LIGNE ET DE DIAGNOSTIC QUI SE POSENT DANS LES ETAPES INTERMEDIAIRES DE L'EVOLUTION VERS LES CARTES 100% COMPATIBLES AVEC LE STANDARD IEEE 1149.1 POUR LE TEST BOUNDARY SCAN. UNE APPROCHE POUR LE BIST (BUILT-IN SELF-TEST) DES CIRCUITS ET CONNEXIONS BOUNDARY SCAN ILLUSTRE ENSUITE L'ETAPE ULTIME DU TEST HORS-LIGNE DE CARTES. PUIS, LE SCHEMA UBIST (UNIFIED BIST) INTEGRANT LES TECHNIQUES BIST ET SELF-CHECKING POUR LE TEST EN-LIGNE DE CIRCUITS, EST COMBINE AU STANDARD IEEE 1149.1, AFIN D'OBTENIR UNE STRATEGIE DE CONCEPTION EN VUE DU TEST UNIFIE DE CONNEXIONS ET CIRCUITS MONTES SUR DES CARTES ET MODULES. ENFIN, ON PROPOSE UN SCHEMA TOLERANT LES FAUTES ET BASE SUR LA DUPLICATION DE CES MODULES SECURITAIRES QUI ASSURE LA COMPETITIVITE DU SYSTEME RESULTANT DU POINT DE VUE DE LA FIABILITE, TOUT EN GARDANT SA SURETE INHERENTE
SBCCI 2008: 21st annual Symposium on Integrated Circuits and System Design : September 1-4, 2008, Gramado, Brazil, Chip in the Pampa by Symposium on Integrated Circuits and Systems Design( Book )
1 edition published in 2008 in English and held by 1 library worldwide
B²UBIST : a strategy for boundary scan board unified BIST by Marcelo Lubaszewski( Book )
1 edition published in 1991 in English and held by 1 library worldwide
Abstract: "In this paper, boundary scan and UBIST techniques are combined in order to propose a solution to obtain an efficient test strategy for circuits and boards. This results in a hierarchical strategy covering all types of tests necessary to boards, e.g. off-line test and concurrent error detection for circuits and connections. Fault diagnosis is briefly addressed herein."
Special issue on the First Latin-American Test Workshop : [held in Rio de Janeiro, Brazil, during March 13 - 15, 2000] by Latin American Test Workshop( Book )
1 edition published in 2001 in English and held by 1 library worldwide
Le test unifie de cartes applique a la conception de systemes faibles by Marcelo Lubaszewski( Book )
1 edition published in 1994 in French and held by 1 library worldwide
ATPG para teste de circuitos analógicos e mistos by Érika Fernandes Cota( Book )
1 edition published in 1997 in Portuguese and held by 1 library worldwide
Proceedings : X Brazilian Symposium on Integrated Circuit Design - SBCCI, August 25-27, 1997, Gramado, RS, Brazil by Simpósio de Concepção de Circuitos Integrados( Book )
1 edition published in 1997 in English and held by 1 library worldwide
SBCCI'97 by Brazilian Symposium on Integrated Circuit Design( Book )
1 edition published in 1997 in English and held by 1 library worldwide
Special issue on the First IEEE Latin-American Test Workshop by Latin-American Test Workshop( Book )
1 edition published in 2001 in English and held by 1 library worldwide
Mixed-technology testing ( file )
1 edition published in 2009 in English and held by 1 library worldwide
Reuse-based test planning for core-based systems-on-chip by Érika Fernandes Cota( Book )
1 edition published in 2003 in English and held by 1 library worldwide
 
moreShow More Titles
fewerShow Fewer Titles
Languages
English (47)
French (2)
Portuguese (1)
Covers
Close Window

Please sign in to WorldCat 

Don't have an account? You can easily create a free account.