skip to content
Aceleración de técnicas de ajuste de bloques mediante el procesador Nios II = (Nios II microprocessor-based acceleration of block-matching techniques) Preview this item
ClosePreview this item
Checking...

Aceleración de técnicas de ajuste de bloques mediante el procesador Nios II = (Nios II microprocessor-based acceleration of block-matching techniques)

Author: Diego González Rodríguez; Guillermo Botella Juan; Universidad Complutense de Madrid. Facultad de Informática. Departamento de Arquitectura de Computadores y Automática.
Publisher: 2014.
Dissertation: Tesis inédita de la Universidad Complutense de Madrid, Facultad de Informática, Departamento de Arquitectura de Computadores y Automática, leída el 16/09/2014.
Edition/Format:   Thesis/dissertation : CD for computer : Thesis/dissertation : Manuscript   Archival Material : English
Rating:

(not yet rated) 0 with reviews - Be the first.

Subjects
More like this

Find a copy online

Links to this item

Find a copy in the library

&AllPage.SpinnerRetrieving; Finding libraries that hold this item...

Details

Genre/Form: Online
En línea
Material Type: Thesis/dissertation, Manuscript, Internet resource
Document Type: Book, Archival Material, Internet Resource
All Authors / Contributors: Diego González Rodríguez; Guillermo Botella Juan; Universidad Complutense de Madrid. Facultad de Informática. Departamento de Arquitectura de Computadores y Automática.
OCLC Number: 1026147773
Description: 1 CD-ROM ; 12 cm 401 p. : gráf. ; 25 cm
Responsibility: Diego González Rodríguez ; dirigida por Guillermo Botella Juan.

Reviews

User-contributed reviews
Retrieving GoodReads reviews...
Retrieving DOGObooks reviews...

Tags

Be the first.
Confirm this request

You may have already requested this item. Please select Ok if you would like to proceed with this request anyway.

Linked Data


\n\n

Primary Entity<\/h3>\n
<http:\/\/www.worldcat.org\/oclc\/1026147773<\/a>> # Aceleraci\u00F3n de t\u00E9cnicas de ajuste de bloques mediante el procesador Nios II = (Nios II microprocessor-based acceleration of block-matching techniques)<\/span>\n\u00A0\u00A0\u00A0\u00A0a \nschema:Book<\/a>, bgn:CD<\/a>, schema:IndividualProduct<\/a>, schema:CreativeWork<\/a>, pto:Manuscript<\/a>, bgn:Thesis<\/a> ;\u00A0\u00A0\u00A0\nbgn:inSupportOf<\/a> \"Tesis in\u00E9dita de la Universidad Complutense de Madrid, Facultad de Inform\u00E1tica, Departamento de Arquitectura de Computadores y Autom\u00E1tica, le\u00EDda el 16\/09\/2014.<\/span>\" ;\u00A0\u00A0\u00A0\nlibrary:oclcnum<\/a> \"1026147773<\/span>\" ;\u00A0\u00A0\u00A0\nschema:about<\/a> <http:\/\/experiment.worldcat.org\/entity\/work\/data\/2582247472#Topic\/microprocesadores_tesis_ineditas<\/a>> ; # Microprocesadores--Tesis in\u00E9ditas<\/span>\n\u00A0\u00A0\u00A0\nschema:about<\/a> <http:\/\/experiment.worldcat.org\/entity\/work\/data\/2582247472#Topic\/field_programmable_gate_arrays_dissertations<\/a>> ; # Field Programmable Gate Arrays--Dissertations<\/span>\n\u00A0\u00A0\u00A0\nschema:about<\/a> <http:\/\/experiment.worldcat.org\/entity\/work\/data\/2582247472#Topic\/microprocessors_dissertations<\/a>> ; # Microprocessors--Dissertations<\/span>\n\u00A0\u00A0\u00A0\nschema:about<\/a> <http:\/\/experiment.worldcat.org\/entity\/work\/data\/2582247472#Topic\/fpga_hardware_tesis_ineditas<\/a>> ; # Fpga (hardware)--Tesis in\u00E9ditas<\/span>\n\u00A0\u00A0\u00A0\nschema:contributor<\/a> <http:\/\/experiment.worldcat.org\/entity\/work\/data\/2582247472#Person\/botella_juan_guillermo<\/a>> ; # Guillermo Botella Juan<\/span>\n\u00A0\u00A0\u00A0\nschema:contributor<\/a> <http:\/\/experiment.worldcat.org\/entity\/work\/data\/2582247472#Organization\/universidad_complutense_de_madrid_facultad_de_informatica_departamento_de_arquitectura_de_computadores_y_automatica<\/a>> ; # Universidad Complutense de Madrid. Facultad de Inform\u00E1tica. Departamento de Arquitectura de Computadores y Autom\u00E1tica.<\/span>\n\u00A0\u00A0\u00A0\nschema:creator<\/a> <http:\/\/experiment.worldcat.org\/entity\/work\/data\/2582247472#Person\/gonzalez_rodriguez_diego<\/a>> ; # Diego Gonz\u00E1lez Rodr\u00EDguez<\/span>\n\u00A0\u00A0\u00A0\nschema:datePublished<\/a> \"2014<\/span>\" ;\u00A0\u00A0\u00A0\nschema:exampleOfWork<\/a> <http:\/\/worldcat.org\/entity\/work\/id\/2582247472<\/a>> ;\u00A0\u00A0\u00A0\nschema:inLanguage<\/a> \"en<\/span>\" ;\u00A0\u00A0\u00A0\nschema:name<\/a> \"Aceleraci\u00F3n de t\u00E9cnicas de ajuste de bloques mediante el procesador Nios II = (Nios II microprocessor-based acceleration of block-matching techniques)<\/span>\" ;\u00A0\u00A0\u00A0\nschema:numberOfPages<\/a> \"401<\/span>\" ;\u00A0\u00A0\u00A0\nschema:productID<\/a> \"1026147773<\/span>\" ;\u00A0\u00A0\u00A0\nschema:url<\/a> <http:\/\/eprints.ucm.es\/28240\/1\/T35689.pdf<\/a>> ;\u00A0\u00A0\u00A0\nwdrs:describedby<\/a> <http:\/\/www.worldcat.org\/title\/-\/oclc\/1026147773<\/a>> ;\u00A0\u00A0\u00A0\u00A0.\n\n\n<\/div>\n\n

Related Entities<\/h3>\n
<http:\/\/eprints.ucm.es\/28240\/1\/T35689.pdf<\/a>>\u00A0\u00A0\u00A0\nrdfs:comment<\/a> \"Texto completo de la tesis (CD-ROM)<\/span>\" ;\u00A0\u00A0\u00A0\u00A0.\n\n\n<\/div>\n
<http:\/\/experiment.worldcat.org\/entity\/work\/data\/2582247472#Organization\/universidad_complutense_de_madrid_facultad_de_informatica_departamento_de_arquitectura_de_computadores_y_automatica<\/a>> # Universidad Complutense de Madrid. Facultad de Inform\u00E1tica. Departamento de Arquitectura de Computadores y Autom\u00E1tica.<\/span>\n\u00A0\u00A0\u00A0\u00A0a \nschema:Organization<\/a> ;\u00A0\u00A0\u00A0\nschema:name<\/a> \"Universidad Complutense de Madrid. Facultad de Inform\u00E1tica. Departamento de Arquitectura de Computadores y Autom\u00E1tica.<\/span>\" ;\u00A0\u00A0\u00A0\u00A0.\n\n\n<\/div>\n
<http:\/\/experiment.worldcat.org\/entity\/work\/data\/2582247472#Person\/botella_juan_guillermo<\/a>> # Guillermo Botella Juan<\/span>\n\u00A0\u00A0\u00A0\u00A0a \nschema:Person<\/a> ;\u00A0\u00A0\u00A0\nschema:familyName<\/a> \"Botella Juan<\/span>\" ;\u00A0\u00A0\u00A0\nschema:givenName<\/a> \"Guillermo<\/span>\" ;\u00A0\u00A0\u00A0\nschema:name<\/a> \"Guillermo Botella Juan<\/span>\" ;\u00A0\u00A0\u00A0\u00A0.\n\n\n<\/div>\n
<http:\/\/experiment.worldcat.org\/entity\/work\/data\/2582247472#Person\/gonzalez_rodriguez_diego<\/a>> # Diego Gonz\u00E1lez Rodr\u00EDguez<\/span>\n\u00A0\u00A0\u00A0\u00A0a \nschema:Person<\/a> ;\u00A0\u00A0\u00A0\nschema:familyName<\/a> \"Gonz\u00E1lez Rodr\u00EDguez<\/span>\" ;\u00A0\u00A0\u00A0\nschema:givenName<\/a> \"Diego<\/span>\" ;\u00A0\u00A0\u00A0\nschema:name<\/a> \"Diego Gonz\u00E1lez Rodr\u00EDguez<\/span>\" ;\u00A0\u00A0\u00A0\u00A0.\n\n\n<\/div>\n
<http:\/\/experiment.worldcat.org\/entity\/work\/data\/2582247472#Topic\/field_programmable_gate_arrays_dissertations<\/a>> # Field Programmable Gate Arrays--Dissertations<\/span>\n\u00A0\u00A0\u00A0\u00A0a \nschema:Intangible<\/a> ;\u00A0\u00A0\u00A0\nschema:name<\/a> \"Field Programmable Gate Arrays--Dissertations<\/span>\" ;\u00A0\u00A0\u00A0\u00A0.\n\n\n<\/div>\n
<http:\/\/experiment.worldcat.org\/entity\/work\/data\/2582247472#Topic\/fpga_hardware_tesis_ineditas<\/a>> # Fpga (hardware)--Tesis in\u00E9ditas<\/span>\n\u00A0\u00A0\u00A0\u00A0a \nschema:Intangible<\/a> ;\u00A0\u00A0\u00A0\nschema:name<\/a> \"Fpga (hardware)--Tesis in\u00E9ditas<\/span>\" ;\u00A0\u00A0\u00A0\u00A0.\n\n\n<\/div>\n
<http:\/\/experiment.worldcat.org\/entity\/work\/data\/2582247472#Topic\/microprocesadores_tesis_ineditas<\/a>> # Microprocesadores--Tesis in\u00E9ditas<\/span>\n\u00A0\u00A0\u00A0\u00A0a \nschema:Intangible<\/a> ;\u00A0\u00A0\u00A0\nschema:name<\/a> \"Microprocesadores--Tesis in\u00E9ditas<\/span>\" ;\u00A0\u00A0\u00A0\u00A0.\n\n\n<\/div>\n
<http:\/\/experiment.worldcat.org\/entity\/work\/data\/2582247472#Topic\/microprocessors_dissertations<\/a>> # Microprocessors--Dissertations<\/span>\n\u00A0\u00A0\u00A0\u00A0a \nschema:Intangible<\/a> ;\u00A0\u00A0\u00A0\nschema:name<\/a> \"Microprocessors--Dissertations<\/span>\" ;\u00A0\u00A0\u00A0\u00A0.\n\n\n<\/div>\n
<http:\/\/www.worldcat.org\/title\/-\/oclc\/1026147773<\/a>>\u00A0\u00A0\u00A0\u00A0a \ngenont:InformationResource<\/a>, genont:ContentTypeGenericResource<\/a> ;\u00A0\u00A0\u00A0\nschema:about<\/a> <http:\/\/www.worldcat.org\/oclc\/1026147773<\/a>> ; # Aceleraci\u00F3n de t\u00E9cnicas de ajuste de bloques mediante el procesador Nios II = (Nios II microprocessor-based acceleration of block-matching techniques)<\/span>\n\u00A0\u00A0\u00A0\nschema:dateModified<\/a> \"2019-12-20<\/span>\" ;\u00A0\u00A0\u00A0\nvoid:inDataset<\/a> <http:\/\/purl.oclc.org\/dataset\/WorldCat<\/a>> ;\u00A0\u00A0\u00A0\u00A0.\n\n\n<\/div>\n\n

Content-negotiable representations<\/p>\n