skip to content
Algorithms and parallel VLSI architectures III : proceedings of the International Workshop, Algorithms and Parallel VLSI Architectures III, Leuven, Belgium, August 29-31, 1994 Preview this item
ClosePreview this item
Checking...

Algorithms and parallel VLSI architectures III : proceedings of the International Workshop, Algorithms and Parallel VLSI Architectures III, Leuven, Belgium, August 29-31, 1994

Author: Marc S Moonen; Francky Catthoor
Publisher: Amsterdam ; New York : Elsevier, 1995.
Edition/Format:   eBook : Document : Conference publication : EnglishView all editions and formats
Summary:
A comprehensive overview of the current evolution of research in algorithms, architectures and compilation for parallel systems is provided by this publication. The contributions focus specifically on domains where embedded systems are required, either oriented to application-specific or to programmable realisations. These are crucial in domains such as audio, telecom, instrumentation, speech, robotics, medical and  Read more...
Rating:

(not yet rated) 0 with reviews - Be the first.

Subjects
More like this

Find a copy in the library

&AllPage.SpinnerRetrieving; Finding libraries that hold this item...

Details

Genre/Form: Electronic books
Conference papers and proceedings
Congresses
Additional Physical Format: Print version:
International Workshop on Algorithms and Parallel VLSI Architectures (3rd : 1994 : Louvain, Belgium).
Algorithms and parallel VLSI architectures III.
Amsterdam ; New York : Elsevier, 1995
(DLC) 94044668
(OCoLC)31740399
Material Type: Conference publication, Document, Internet resource
Document Type: Internet Resource, Computer File
All Authors / Contributors: Marc S Moonen; Francky Catthoor
ISBN: 9780444821065 0444821066 9780080526973 0080526977 1281034150 9781281034151
OCLC Number: 162130771
Description: 1 online resource (x, 413 pages) : illustrations
Contents: Cover --
TABLE OF CONTENTS --
Introduction: algorithms and parallel VLSI architectures --
PART 1: PARALLEL ALGORITHMS --
Chapter 1. Subspace methods in system identification and source localization --
Chapter 2. Pipelining the inverse updates RLS array by algorithmic engineering --
Chapter 3. Hierarchical signal flow graph representation of the square-root covariance Kalman filter --
Chapter 4. A systolic algorithm for block-regularized RLS identification --
Chapter 5. Numerical analysis of a normalised RLS filter using a probability description of propagated data --
Chapter 6. Adaptive approximate rotations for computing the symmetric EVD --
Chapter 7. Parallel implementation of the double bracket matrix flow for eigenvalue- eigenvector computation and sorting --
Chapter 8. Parallel block iterative solvers for heterogeneous computing environments --
Chapter 9. Efficient VLSI architecture for residue to binary converter --
PART 2: PARALLEL ARCHITECTURES --
Chapter 10. A case study in algorithm-architecture codesign: hardware-accelerator for long integer arithmetic --
Chapter 11. An optimisation methodology for mapping a diffusion algorithm for vision into a modular and flexible array architecture --
Chapter 12. A scalable design for dictionary machines --
Chapter 13. Systolic implementation of Smith and Waterman algorithm on a SIMD coprocessor --
Chapter 14. Architecture and programming of parallel video signal processors --
Chapter 15. A highly parallel single-chip video signal processor --
Chapter 16. A memory efficient, programmable multi-processor architecture for real-time motion estimation type algorithms --
Chapter 17. Instruction-level parallelism in asynchronous processor architectures --
Chapter 18. High speed wood inspection using a parallel VLSI architecture --
Chapter 19. CONVEX exemplar systems : scalable parallel processing --
Chapter 20. Modelling the 2-D FCT on a multiprocessor system --
Chapter 21. Parallel grep --
PART 3: PARALLEL COMPILATION --
Chapter 22. Compiling for massively parallel architectures: a perspective --
Chapter 23. DIV, FLOOR, CEIL, MOD and STEP functions in nested loop programs and linearly bounded lattices --
Chapter 24. Uniformisation techniques for reducible integral recurrence equations --
Chapter 25. HOPP- A higher-order parallel programming model --
Chapter 26. Design by transformation of synchronous descriptions --
Chapter 27. Heuristics for evaluation of array expressions on state of the art massively parallel machines --
Chapter 28. On factors limiting the generation of efficient compiler-parallelized programs --
Chapter 29. From dependence analysis to communication code generation: the 'look forwards' model --
Chapter 30. Mapping complex image processing algorithms onto heterogeneous multi- processors regarding architecture dependent performance parameters --
Chapter 31. Optimal communication for a graph based DSP silicon compiler --
Chapter 32. Resource-constrained software pipelining for high-level synthesis of DSP systems --
Chapter 33. A portable testbed for evaluating different approaches to distributed logic simulation --
Chapter 34. A simulator for optical parallel computer architectures.
Other Titles: Algorithms & parallel VLSI architectures III
Responsibility: edited by Marc Moonen, Francky Catthoor.
More information:

Abstract:

Provides a comprehensive overview of the evolution of research in algorithms, architectures and compilation for parallel systems. This work includes contributions that focus on domains where embedded  Read more...

Reviews

User-contributed reviews
Retrieving GoodReads reviews...
Retrieving DOGObooks reviews...

Tags

Be the first.
Confirm this request

You may have already requested this item. Please select Ok if you would like to proceed with this request anyway.

Linked Data


Primary Entity

<http://www.worldcat.org/oclc/162130771> # Algorithms and parallel VLSI architectures III : proceedings of the International Workshop, Algorithms and Parallel VLSI Architectures III, Leuven, Belgium, August 29-31, 1994
    a schema:CreativeWork, schema:MediaObject, schema:Book ;
   library:oclcnum "162130771" ;
   library:placeOfPublication <http://id.loc.gov/vocabulary/countries/ne> ;
   library:placeOfPublication <http://dbpedia.org/resource/New_York_City> ; # New York
   library:placeOfPublication <http://experiment.worldcat.org/entity/work/data/801356876#Place/amsterdam> ; # Amsterdam
   schema:about <http://experiment.worldcat.org/entity/work/data/801356876#Thing/computers> ; # Computers
   schema:about <http://experiment.worldcat.org/entity/work/data/801356876#Topic/reference_general> ; # REFERENCE--General
   schema:about <http://id.worldcat.org/fast/1052928> ; # Parallel processing (Electronic computers)
   schema:about <http://experiment.worldcat.org/entity/work/data/801356876#Topic/integrated_circuits_very_large_scale_integration> ; # Integrated circuits--Very large scale integration
   schema:about <http://id.worldcat.org/fast/872026> ; # Computer architecture
   schema:about <http://id.worldcat.org/fast/872010> ; # Computer algorithms
   schema:about <http://id.worldcat.org/fast/975602> ; # Integrated circuits--Very large scale integration
   schema:about <http://experiment.worldcat.org/entity/work/data/801356876#Topic/computer_architecture> ; # Computer architecture
   schema:about <http://dewey.info/class/005.2/e22/> ;
   schema:about <http://experiment.worldcat.org/entity/work/data/801356876#Topic/computer_algorithms> ; # Computer algorithms
   schema:alternateName "Algorithms & parallel VLSI architectures III" ;
   schema:bookFormat schema:EBook ;
   schema:contributor <http://viaf.org/viaf/56714887> ; # Francky Catthoor
   schema:contributor <http://viaf.org/viaf/113072276> ; # Marc S. Moonen
   schema:creator <http://experiment.worldcat.org/entity/work/data/801356876#Meeting/international_workshop_on_algorithms_and_parallel_vlsi_architectures_3rd_1994_louvain_belgium> ; # International Workshop on Algorithms and Parallel VLSI Architectures (3rd : 1994 : Louvain, Belgium)
   schema:datePublished "1995" ;
   schema:description "A comprehensive overview of the current evolution of research in algorithms, architectures and compilation for parallel systems is provided by this publication. The contributions focus specifically on domains where embedded systems are required, either oriented to application-specific or to programmable realisations. These are crucial in domains such as audio, telecom, instrumentation, speech, robotics, medical and automotive processing, image and video processing, TV, multimedia, radar and sonar. The book will be of particular interest to the academic community because of the detailed descriptions of research results presented. In addition, many contributions feature the "real-life" applications that are responsible for driving research and the impact of their specific characteristics on the methodologies is assessed. The publication will also be of considerable value to senior design engineers and CAD managers in the industrial arena, who wish either to anticipate the evolution of commercially available design tools or to utilize the presented concepts in their own R & D programmes."@en ;
   schema:description "Cover -- TABLE OF CONTENTS -- Introduction: algorithms and parallel VLSI architectures -- PART 1: PARALLEL ALGORITHMS -- Chapter 1. Subspace methods in system identification and source localization -- Chapter 2. Pipelining the inverse updates RLS array by algorithmic engineering -- Chapter 3. Hierarchical signal flow graph representation of the square-root covariance Kalman filter -- Chapter 4. A systolic algorithm for block-regularized RLS identification -- Chapter 5. Numerical analysis of a normalised RLS filter using a probability description of propagated data -- Chapter 6. Adaptive approximate rotations for computing the symmetric EVD -- Chapter 7. Parallel implementation of the double bracket matrix flow for eigenvalue- eigenvector computation and sorting -- Chapter 8. Parallel block iterative solvers for heterogeneous computing environments -- Chapter 9. Efficient VLSI architecture for residue to binary converter -- PART 2: PARALLEL ARCHITECTURES -- Chapter 10. A case study in algorithm-architecture codesign: hardware-accelerator for long integer arithmetic -- Chapter 11. An optimisation methodology for mapping a diffusion algorithm for vision into a modular and flexible array architecture -- Chapter 12. A scalable design for dictionary machines -- Chapter 13. Systolic implementation of Smith and Waterman algorithm on a SIMD coprocessor -- Chapter 14. Architecture and programming of parallel video signal processors -- Chapter 15. A highly parallel single-chip video signal processor -- Chapter 16. A memory efficient, programmable multi-processor architecture for real-time motion estimation type algorithms -- Chapter 17. Instruction-level parallelism in asynchronous processor architectures -- Chapter 18. High speed wood inspection using a parallel VLSI architecture -- Chapter 19. CONVEX exemplar systems : scalable parallel processing -- Chapter 20. Modelling the 2-D FCT on a multiprocessor system -- Chapter 21. Parallel grep -- PART 3: PARALLEL COMPILATION -- Chapter 22. Compiling for massively parallel architectures: a perspective -- Chapter 23. DIV, FLOOR, CEIL, MOD and STEP functions in nested loop programs and linearly bounded lattices -- Chapter 24. Uniformisation techniques for reducible integral recurrence equations -- Chapter 25. HOPP- A higher-order parallel programming model -- Chapter 26. Design by transformation of synchronous descriptions -- Chapter 27. Heuristics for evaluation of array expressions on state of the art massively parallel machines -- Chapter 28. On factors limiting the generation of efficient compiler-parallelized programs -- Chapter 29. From dependence analysis to communication code generation: the 'look forwards' model -- Chapter 30. Mapping complex image processing algorithms onto heterogeneous multi- processors regarding architecture dependent performance parameters -- Chapter 31. Optimal communication for a graph based DSP silicon compiler -- Chapter 32. Resource-constrained software pipelining for high-level synthesis of DSP systems -- Chapter 33. A portable testbed for evaluating different approaches to distributed logic simulation -- Chapter 34. A simulator for optical parallel computer architectures."@en ;
   schema:exampleOfWork <http://worldcat.org/entity/work/id/801356876> ;
   schema:genre "Conference publication"@en ;
   schema:genre "Electronic books"@en ;
   schema:genre "Conference papers and proceedings"@en ;
   schema:inLanguage "en" ;
   schema:isSimilarTo <http://www.worldcat.org/oclc/31740399> ;
   schema:name "Algorithms and parallel VLSI architectures III : proceedings of the International Workshop, Algorithms and Parallel VLSI Architectures III, Leuven, Belgium, August 29-31, 1994"@en ;
   schema:productID "162130771" ;
   schema:publication <http://www.worldcat.org/title/-/oclc/162130771#PublicationEvent/amsterdam_new_york_elsevier_1995> ;
   schema:publisher <http://experiment.worldcat.org/entity/work/data/801356876#Agent/elsevier> ; # Elsevier
   schema:url <http://search.ebscohost.com/login.aspx?direct=true&scope=site&db=nlebk&db=nlabk&AN=207244> ;
   schema:url <http://www.myilibrary.com?id=103415&ref=toc> ;
   schema:url <http://public.ebookcentral.proquest.com/choice/publicfullrecord.aspx?p=313570> ;
   schema:url <http://www.sciencedirect.com/science/book/9780444821065> ;
   schema:url <http://www.myilibrary.com?id=103415> ;
   schema:url <http://site.ebrary.com/id/10190888> ;
   schema:url <http://dproxy.library.dc-uoit.ca/login?url=https://www.sciencedirect.com/science/book/9780444821065> ;
   schema:workExample <http://worldcat.org/isbn/9780444821065> ;
   schema:workExample <http://worldcat.org/isbn/9780080526973> ;
   schema:workExample <http://worldcat.org/isbn/9781281034151> ;
   wdrs:describedby <http://www.worldcat.org/title/-/oclc/162130771> ;
    .


Related Entities

<http://dbpedia.org/resource/New_York_City> # New York
    a schema:Place ;
   schema:name "New York" ;
    .

<http://experiment.worldcat.org/entity/work/data/801356876#Meeting/international_workshop_on_algorithms_and_parallel_vlsi_architectures_3rd_1994_louvain_belgium> # International Workshop on Algorithms and Parallel VLSI Architectures (3rd : 1994 : Louvain, Belgium)
    a bgn:Meeting, schema:Event ;
   schema:location <http://experiment.worldcat.org/entity/work/data/801356876#Place/louvain_belgium> ; # Louvain, Belgium)
   schema:name "International Workshop on Algorithms and Parallel VLSI Architectures (3rd : 1994 : Louvain, Belgium)" ;
    .

<http://experiment.worldcat.org/entity/work/data/801356876#Place/louvain_belgium> # Louvain, Belgium)
    a schema:Place ;
   schema:name "Louvain, Belgium)" ;
    .

<http://experiment.worldcat.org/entity/work/data/801356876#Topic/integrated_circuits_very_large_scale_integration> # Integrated circuits--Very large scale integration
    a schema:Intangible ;
   rdfs:seeAlso <http://id.loc.gov/authorities/subjects/sh2008104263> ;
   schema:name "Integrated circuits--Very large scale integration"@en ;
    .

<http://experiment.worldcat.org/entity/work/data/801356876#Topic/reference_general> # REFERENCE--General
    a schema:Intangible ;
   schema:name "REFERENCE--General"@en ;
    .

<http://id.worldcat.org/fast/1052928> # Parallel processing (Electronic computers)
    a schema:Intangible ;
   schema:name "Parallel processing (Electronic computers)"@en ;
    .

<http://id.worldcat.org/fast/872010> # Computer algorithms
    a schema:Intangible ;
   schema:name "Computer algorithms"@en ;
    .

<http://id.worldcat.org/fast/872026> # Computer architecture
    a schema:Intangible ;
   schema:name "Computer architecture"@en ;
    .

<http://id.worldcat.org/fast/975602> # Integrated circuits--Very large scale integration
    a schema:Intangible ;
   schema:name "Integrated circuits--Very large scale integration"@en ;
    .

<http://viaf.org/viaf/113072276> # Marc S. Moonen
    a schema:Person ;
   schema:birthDate "1963" ;
   schema:familyName "Moonen" ;
   schema:givenName "Marc S." ;
   schema:name "Marc S. Moonen" ;
    .

<http://viaf.org/viaf/56714887> # Francky Catthoor
    a schema:Person ;
   schema:familyName "Catthoor" ;
   schema:givenName "Francky" ;
   schema:name "Francky Catthoor" ;
    .

<http://worldcat.org/isbn/9780080526973>
    a schema:ProductModel ;
   schema:isbn "0080526977" ;
   schema:isbn "9780080526973" ;
    .

<http://worldcat.org/isbn/9780444821065>
    a schema:ProductModel ;
   schema:isbn "0444821066" ;
   schema:isbn "9780444821065" ;
    .

<http://worldcat.org/isbn/9781281034151>
    a schema:ProductModel ;
   schema:isbn "1281034150" ;
   schema:isbn "9781281034151" ;
    .

<http://www.worldcat.org/oclc/31740399>
    a schema:CreativeWork ;
   rdfs:label "Algorithms and parallel VLSI architectures III." ;
   schema:description "Print version:" ;
   schema:isSimilarTo <http://www.worldcat.org/oclc/162130771> ; # Algorithms and parallel VLSI architectures III : proceedings of the International Workshop, Algorithms and Parallel VLSI Architectures III, Leuven, Belgium, August 29-31, 1994
    .

<http://www.worldcat.org/title/-/oclc/162130771>
    a genont:InformationResource, genont:ContentTypeGenericResource ;
   schema:about <http://www.worldcat.org/oclc/162130771> ; # Algorithms and parallel VLSI architectures III : proceedings of the International Workshop, Algorithms and Parallel VLSI Architectures III, Leuven, Belgium, August 29-31, 1994
   schema:dateModified "2018-11-10" ;
   void:inDataset <http://purl.oclc.org/dataset/WorldCat> ;
    .


Content-negotiable representations

Close Window

Please sign in to WorldCat 

Don't have an account? You can easily create a free account.