skip to content
Automated validation & verification of UML/OCL models using satisfiability solvers Preview this item
ClosePreview this item
Checking...

Automated validation & verification of UML/OCL models using satisfiability solvers

Author: Nils Przigoda; Robert Wille; Judith Przigoda; Rolf Drechsler
Publisher: Cham : Springer, [2018] ©2018
Edition/Format:   eBook : Document : EnglishView all editions and formats
Summary:
This book provides a comprehensive discussion of UML/OCL methods and design flow, for automatic validation and verification of hardware and software systems. While the presented flow focuses on using satisfiability solvers, the authors also describe how these methods can be used for any other automatic reasoning engine. Additionally, the design flow described is applied to a broad variety of validation and  Read more...
Rating:

(not yet rated) 0 with reviews - Be the first.

Subjects
More like this

Find a copy in the library

&AllPage.SpinnerRetrieving; Finding libraries that hold this item...

Details

Genre/Form: Electronic books
Additional Physical Format: Printed edition:
Material Type: Document, Internet resource
Document Type: Internet Resource, Computer File
All Authors / Contributors: Nils Przigoda; Robert Wille; Judith Przigoda; Rolf Drechsler
ISBN: 9783319728148 3319728148
OCLC Number: 1020319109
Description: 1 online resource
Contents: Intro; Preface; Contents; Nomenclature; 1 Introduction; 2 A Formal Interpretation of UML/OCL; 2.1 Type System; 2.2 Classes and Models; 2.3 Objects and System States; 2.4 Invariants, Pre-, and Postconditions; 2.5 Decision Problems; 2.5.1 Boolean Satisfiability; 2.5.2 Satisfiability Modulo Theories; 3 A Symbolic Formulation for Models; 3.1 A General Flow for Automatic Verification and Validation; 3.2 Transforming a Model into a Symbolic Formulation; 3.2.1 Transforming Attributes; 3.2.2 Transforming Associations; 3.2.3 Handling a Fixed and Variable Number of Objects. 3.2.4 Handling Null and Invalid3.2.5 Transforming OCL Constraints; 3.3 Adding Verification Tasks; 3.3.1 Structural Verification Tasks; 3.3.2 Behavioral Verification Tasks; 3.4 Other Approaches for Model Validation and Verification; 4 Structural Aspects; 4.1 Debugging Inconsistent Models; 4.1.1 Problem Formulation; 4.1.2 Previously Proposed Solutions; 4.1.3 Proposed Approach; 4.1.4 Implementation and Evaluation; 4.1.4.1 Straightforward Approach; 4.1.4.2 Optimized Approach; 4.1.5 Comparison with Other Approaches, Also from Different Fields; 4.1.6 Example of Use. 4.2 Analyzing Invariant Independence4.2.1 Independence in Formal Models; 4.2.2 Analysis for Invariant Independence; 4.2.3 Proposed Solution; 4.2.3.1 Advanced Problem Formulation; 4.2.3.2 Determining Minimal Reasons for Dependent Invariants; 4.2.4 Experimental Evaluation; 4.2.4.1 Evaluation of the Runtime Performance; 4.2.4.2 Quality of the Results; 4.3 Relation to Similar Approaches Used in SAT/SMT Solving; 5 Behavioral Aspects; 5.1 Restricting State Transitions Using Frame Conditions; 5.1.1 Related Work; 5.1.2 Integrating Frame Conditions in the Symbolic Formulation. 5.1.2.1 Changes to the UML/OCL Model Definitions5.1.2.2 Adding Constraints for Frame Conditions; 5.1.2.3 Dealing with Object Creation and Deletion; 5.1.2.4 Implementation; 5.1.3 Deriving Frame Conditions from the AST; 5.1.3.1 Remaining Problems with Frame Conditions; 5.1.3.2 Interpretation Semantics; 5.1.3.3 General Idea; 5.1.3.4 Remarks; 5.2 Moving on to Concurrent Behavior in the Symbolic Formulation; 5.2.1 Problem Formulation and Related Work; 5.2.1.1 Related Work and Considered Problem; 5.2.1.2 Considered Computational Model; 5.2.1.3 Supporting Concurrent Behavior. 5.2.2 Handling Contradictory Conditions5.2.3 Implementation and Application; 5.2.3.1 Considered Model; 5.2.3.2 Application; 6 Timing Aspects; 6.1 Preliminaries About Clocks and Ticks; 6.2 A Generic Representation of CCSL Constraints; 6.2.1 Determining the Generic Representation; 6.2.1.1 Initializing the Automaton; 6.2.1.2 Applying Constraints; 6.2.2 Discussion and Application of the Generic Representation; 6.2.2.1 Application and Comparison to Related Work; 6.2.2.2 Exemplary Evaluation; 6.3 Validation of Clock Constraints Against Instant Relations; 6.3.1 Motivation and Proposed Idea.
Responsibility: Nils Przigoda, Robert Wille, Judith Przigoda, Rolf Drechsler.

Abstract:

This book provides a comprehensive discussion of UML/OCL methods and design flow, for automatic validation and verification of hardware and software systems. While the presented flow focuses on using  Read more...

Reviews

User-contributed reviews
Retrieving GoodReads reviews...
Retrieving DOGObooks reviews...

Tags

Be the first.
Confirm this request

You may have already requested this item. Please select Ok if you would like to proceed with this request anyway.

Linked Data


Primary Entity

<http://www.worldcat.org/oclc/1020319109> # Automated validation & verification of UML/OCL models using satisfiability solvers
    a schema:CreativeWork, schema:Book, schema:MediaObject ;
    library:oclcnum "1020319109" ;
    library:placeOfPublication <http://id.loc.gov/vocabulary/countries/sz> ;
    schema:about <http://experiment.worldcat.org/entity/work/data/4733870993#Topic/engineering> ; # Engineering
    schema:about <http://experiment.worldcat.org/entity/work/data/4733870993#Topic/object_oriented_methods_computer_science> ; # Object-oriented methods (Computer science)
    schema:about <http://experiment.worldcat.org/entity/work/data/4733870993#Topic/computers_programming_object_oriented> ; # COMPUTERS--Programming--Object Oriented
    schema:about <http://experiment.worldcat.org/entity/work/data/4733870993#Topic/electronics_engineering> ; # Electronics engineering
    schema:about <http://experiment.worldcat.org/entity/work/data/4733870993#Topic/circuits_and_systems> ; # Circuits and Systems
    schema:about <http://experiment.worldcat.org/entity/work/data/4733870993#Topic/processor_architectures> ; # Processor Architectures
    schema:about <http://experiment.worldcat.org/entity/work/data/4733870993#Topic/circuits_&_components> ; # Circuits & components
    schema:about <http://experiment.worldcat.org/entity/work/data/4733870993#Topic/electronics_and_microelectronics_instrumentation> ; # Electronics and Microelectronics, Instrumentation
    schema:about <http://dewey.info/class/005.117/e23/> ;
    schema:about <http://experiment.worldcat.org/entity/work/data/4733870993#Topic/computer_architecture_&_logic_design> ; # Computer architecture & logic design
    schema:about <http://experiment.worldcat.org/entity/work/data/4733870993#Topic/uml_computer_science> ; # UML (Computer science)
    schema:about <http://experiment.worldcat.org/entity/work/data/4733870993#Topic/computer_software_validation> ; # Computer software--Validation
    schema:about <http://experiment.worldcat.org/entity/work/data/4733870993#Topic/computer_software_verification> ; # Computer software--Verification
    schema:author <http://experiment.worldcat.org/entity/work/data/4733870993#Person/przigoda_nils> ; # Nils Przigoda
    schema:author <http://experiment.worldcat.org/entity/work/data/4733870993#Person/przigoda_judith> ; # Judith Przigoda
    schema:author <http://experiment.worldcat.org/entity/work/data/4733870993#Person/drechsler_rolf> ; # Rolf Drechsler
    schema:author <http://experiment.worldcat.org/entity/work/data/4733870993#Person/wille_robert> ; # Robert Wille
    schema:bookFormat schema:EBook ;
    schema:copyrightYear "2018" ;
    schema:datePublished "2018" ;
    schema:description "Intro; Preface; Contents; Nomenclature; 1 Introduction; 2 A Formal Interpretation of UML/OCL; 2.1 Type System; 2.2 Classes and Models; 2.3 Objects and System States; 2.4 Invariants, Pre-, and Postconditions; 2.5 Decision Problems; 2.5.1 Boolean Satisfiability; 2.5.2 Satisfiability Modulo Theories; 3 A Symbolic Formulation for Models; 3.1 A General Flow for Automatic Verification and Validation; 3.2 Transforming a Model into a Symbolic Formulation; 3.2.1 Transforming Attributes; 3.2.2 Transforming Associations; 3.2.3 Handling a Fixed and Variable Number of Objects."@en ;
    schema:description "This book provides a comprehensive discussion of UML/OCL methods and design flow, for automatic validation and verification of hardware and software systems. While the presented flow focuses on using satisfiability solvers, the authors also describe how these methods can be used for any other automatic reasoning engine. Additionally, the design flow described is applied to a broad variety of validation and verification tasks. The authors also cover briefly how non-functional properties such as timing constraints can be handled with the described flow. Provides a general flow and description for the validation and verification of UML/OCL models; Demonstrates a detailed realization of the general flow using satisfiability solvers; Includes a case study that presents the possibilities of the state-of-the-art approaches."@en ;
    schema:exampleOfWork <http://worldcat.org/entity/work/id/4733870993> ;
    schema:genre "Electronic books"@en ;
    schema:inLanguage "en" ;
    schema:isSimilarTo <http://worldcat.org/entity/work/data/4733870993#CreativeWork/> ;
    schema:name "Automated validation & verification of UML/OCL models using satisfiability solvers"@en ;
    schema:productID "1020319109" ;
    schema:url <https://search.ebscohost.com/login.aspx?direct=true&scope=site&db=nlebk&db=nlabk&AN=1693236> ;
    schema:url <https://link.springer.com/book/10.1007/978-3-319-72814-8> ;
    schema:url <https://doi.org/10.1007/978-3-319-72814-8> ;
    schema:url <https://public.ebookcentral.proquest.com/choice/publicfullrecord.aspx?p=5240719> ;
    schema:url <http://www.vlebooks.com/vleweb/product/openreader?id=none&isbn=9783319728148> ;
    schema:url <https://link.springer.com/book/10.1007/978-3-319-72813-1> ;
    schema:url <http://VH7QX3XE2P.search.serialssolutions.com/?V=1.0&L=VH7QX3XE2P&S=JCs&C=TC0001945802&T=marc&tab=BOOKS> ;
    schema:workExample <http://dx.doi.org/10.1007/978-3-319-72814-8> ;
    schema:workExample <http://worldcat.org/isbn/9783319728148> ;
    umbel:isLike <http://bnb.data.bl.uk/id/resource/GBB8M3598> ;
    wdrs:describedby <http://www.worldcat.org/title/-/oclc/1020319109> ;
    .


Related Entities

<http://experiment.worldcat.org/entity/work/data/4733870993#Person/drechsler_rolf> # Rolf Drechsler
    a schema:Person ;
    schema:familyName "Drechsler" ;
    schema:givenName "Rolf" ;
    schema:name "Rolf Drechsler" ;
    .

<http://experiment.worldcat.org/entity/work/data/4733870993#Person/przigoda_judith> # Judith Przigoda
    a schema:Person ;
    schema:familyName "Przigoda" ;
    schema:givenName "Judith" ;
    schema:name "Judith Przigoda" ;
    .

<http://experiment.worldcat.org/entity/work/data/4733870993#Person/przigoda_nils> # Nils Przigoda
    a schema:Person ;
    schema:familyName "Przigoda" ;
    schema:givenName "Nils" ;
    schema:name "Nils Przigoda" ;
    .

<http://experiment.worldcat.org/entity/work/data/4733870993#Person/wille_robert> # Robert Wille
    a schema:Person ;
    schema:familyName "Wille" ;
    schema:givenName "Robert" ;
    schema:name "Robert Wille" ;
    .

<http://experiment.worldcat.org/entity/work/data/4733870993#Topic/circuits_&_components> # Circuits & components
    a schema:Intangible ;
    schema:name "Circuits & components"@en ;
    .

<http://experiment.worldcat.org/entity/work/data/4733870993#Topic/circuits_and_systems> # Circuits and Systems
    a schema:Intangible ;
    schema:name "Circuits and Systems"@en ;
    .

<http://experiment.worldcat.org/entity/work/data/4733870993#Topic/computer_architecture_&_logic_design> # Computer architecture & logic design
    a schema:Intangible ;
    schema:name "Computer architecture & logic design"@en ;
    .

<http://experiment.worldcat.org/entity/work/data/4733870993#Topic/computer_software_validation> # Computer software--Validation
    a schema:Intangible ;
    schema:name "Computer software--Validation"@en ;
    .

<http://experiment.worldcat.org/entity/work/data/4733870993#Topic/computer_software_verification> # Computer software--Verification
    a schema:Intangible ;
    schema:name "Computer software--Verification"@en ;
    .

<http://experiment.worldcat.org/entity/work/data/4733870993#Topic/computers_programming_object_oriented> # COMPUTERS--Programming--Object Oriented
    a schema:Intangible ;
    schema:name "COMPUTERS--Programming--Object Oriented"@en ;
    .

<http://experiment.worldcat.org/entity/work/data/4733870993#Topic/electronics_and_microelectronics_instrumentation> # Electronics and Microelectronics, Instrumentation
    a schema:Intangible ;
    schema:name "Electronics and Microelectronics, Instrumentation"@en ;
    .

<http://experiment.worldcat.org/entity/work/data/4733870993#Topic/electronics_engineering> # Electronics engineering
    a schema:Intangible ;
    schema:name "Electronics engineering"@en ;
    .

<http://experiment.worldcat.org/entity/work/data/4733870993#Topic/object_oriented_methods_computer_science> # Object-oriented methods (Computer science)
    a schema:Intangible ;
    schema:name "Object-oriented methods (Computer science)"@en ;
    .

<http://experiment.worldcat.org/entity/work/data/4733870993#Topic/processor_architectures> # Processor Architectures
    a schema:Intangible ;
    schema:name "Processor Architectures"@en ;
    .

<http://experiment.worldcat.org/entity/work/data/4733870993#Topic/uml_computer_science> # UML (Computer science)
    a schema:Intangible ;
    schema:name "UML (Computer science)"@en ;
    .

<http://worldcat.org/entity/work/data/4733870993#CreativeWork/>
    a schema:CreativeWork ;
    schema:description "Printed edition:" ;
    schema:isSimilarTo <http://www.worldcat.org/oclc/1020319109> ; # Automated validation & verification of UML/OCL models using satisfiability solvers
    .

<http://worldcat.org/isbn/9783319728148>
    a schema:ProductModel ;
    schema:isbn "3319728148" ;
    schema:isbn "9783319728148" ;
    .

<http://www.worldcat.org/title/-/oclc/1020319109>
    a genont:InformationResource, genont:ContentTypeGenericResource ;
    schema:about <http://www.worldcat.org/oclc/1020319109> ; # Automated validation & verification of UML/OCL models using satisfiability solvers
    schema:dateModified "2019-10-26" ;
    void:inDataset <http://purl.oclc.org/dataset/WorldCat> ;
    .


Content-negotiable representations

Close Window

Please sign in to WorldCat 

Don't have an account? You can easily create a free account.