skip to content
Computer Architecture : a Quantitative Approach. Preview this item
ClosePreview this item
Checking...

Computer Architecture : a Quantitative Approach.

Author: John L Hennessy; David A Patterson
Publisher: Burlington : Elsevier Science, 2014.
Series: Morgan Kaufmann Series in Computer Architecture and Design.
Edition/Format:  eBook : Document : English : 4th edView all editions and formats
Summary:
The era of seemingly unlimited growth in processor performance is over: single chip architectures can no longer overcome the performance limitations imposed by the power they consume and the heat they generate. Today, Intel and other semiconductor firms are abandoning the single fast processor model in favor of multi-core microprocessors--chips that combine two or more processors in a single package. In the fourth
Rating:

(not yet rated) 0 with reviews - Be the first.

Subjects
More like this

Find a copy online

Links to this item

Find a copy in the library

&AllPage.SpinnerRetrieving; Finding libraries that hold this item...

Details

Genre/Form: Electronic books
Additional Physical Format: Print version:
Hennessy, John L.
Computer Architecture : A Quantitative Approach.
Burlington : Elsevier Science, ©2014
Material Type: Document, Internet resource
Document Type: Internet Resource, Computer File
All Authors / Contributors: John L Hennessy; David A Patterson
ISBN: 9780080475028 0080475027
OCLC Number: 1039075510
Description: 1 online resource (705 pages).
Contents: Title page --
Cover --
Copyright --
Foreword --
Contents --
Preface --
Acknowledgements --
Chapter 1: Fundamentals of Computer Design --
Chapter 2: Instruction-Level Parallelism and Its Exploitation --
Chapter 3: Limits on Instruction-Level Parallelism --
Chapter 4: Multiprocessors and Thread-Level Parallelism --
Chapter 5: Memory Hierarchy Design --
Chapter 6: Storage Systems --
Appendix A Pipelining: Basic and Intermediate Concepts --
Appendix B Instruction Set Principles and Examples --
Appendix C Review of Memory Hierarchy --
References --
Index.
Series Title: Morgan Kaufmann Series in Computer Architecture and Design.

Abstract:

The era of seemingly unlimited growth in processor performance is over: single chip architectures can no longer overcome the performance limitations imposed by the power they consume and the heat they generate. Today, Intel and other semiconductor firms are abandoning the single fast processor model in favor of multi-core microprocessors--chips that combine two or more processors in a single package. In the fourth edition of Computer Architecture, the authors focus on this historic shift, increasing their coverage of multiprocessors and exploring the most effective ways of achieving parallelism as the key to unlocking the power of multiple processor architectures. Additionally, the new edition has expanded and updated coverage of design topics beyond processor performance, including power, reliability, availability, and dependability. CD System RequirementsPDF ViewerThe CD material includes PDF documents that you can read with a PDF viewer such as Adobe, Acrobat or Adobe Reader. Recent versions of Adobe Reader for some platforms are included on the CD. HTML BrowserThe navigation framework on this CD is delivered in HTML and JavaScript. It is recommended that you install the latest version of your favorite HTML browser to view this CD. The content has been verified under Windows XP with the following browsers: Internet Explorer 6.0, Firefox 1.5; under Mac OS X (Panther) with the following browsers: Internet Explorer 5.2, Firefox 1.0.6, Safari 1.3; and under Mandriva Linux 2006 with the following browsers: Firefox 1.0.6, Konqueror 3.4.2, Mozilla 1.7.11. The content is designed to be viewed in a browser window that is at least 720 pixels wide. You may find the content does not display well if your display is not set to at least 1024x768 pixel resolution. Operating SystemThis CD can be used under any operating system that includes an HTML browser and a.

PDF viewer. This includes Windows, Mac OS, and most Linux and Unix systems. Increased coverage on achieving parallelism with multiprocessors. Case studies of latest technology from industry including the Sun Niagara Multiprocessor, AMD Opteron, and Pentium 4. Three review appendices, included in the printed volume, review the basic and intermediate principles the main text relies upon. Eight reference appendices, collected on the CD, cover a range of topics including specific architectures, embedded systems, application specific processors--some guest authored by subject experts.

Reviews

User-contributed reviews

Tags

Be the first.

Similar Items

Related Subjects:(1)

Confirm this request

You may have already requested this item. Please select Ok if you would like to proceed with this request anyway.

Linked Data


\n\n

Primary Entity<\/h3>\n
<http:\/\/www.worldcat.org\/oclc\/1039075510<\/a>> # Computer Architecture : a Quantitative Approach.<\/span>\n\u00A0\u00A0\u00A0\u00A0a \nschema:Book<\/a>, schema:MediaObject<\/a>, schema:CreativeWork<\/a> ;\u00A0\u00A0\u00A0\nlibrary:oclcnum<\/a> \"1039075510<\/span>\" ;\u00A0\u00A0\u00A0\nlibrary:placeOfPublication<\/a> <http:\/\/experiment.worldcat.org\/entity\/work\/data\/28485856#Place\/burlington<\/a>> ; # Burlington<\/span>\n\u00A0\u00A0\u00A0\nlibrary:placeOfPublication<\/a> <http:\/\/id.loc.gov\/vocabulary\/countries\/vtu<\/a>> ;\u00A0\u00A0\u00A0\nschema:about<\/a> <http:\/\/experiment.worldcat.org\/entity\/work\/data\/28485856#Topic\/computer_architecture<\/a>> ; # Computer architecture<\/span>\n\u00A0\u00A0\u00A0\nschema:about<\/a> <http:\/\/dewey.info\/class\/004.22\/<\/a>> ;\u00A0\u00A0\u00A0\nschema:bookEdition<\/a> \"4th ed.<\/span>\" ;\u00A0\u00A0\u00A0\nschema:bookFormat<\/a> schema:EBook<\/a> ;\u00A0\u00A0\u00A0\nschema:contributor<\/a> <http:\/\/experiment.worldcat.org\/entity\/work\/data\/28485856#Person\/patterson_david_a<\/a>> ; # David A. Patterson<\/span>\n\u00A0\u00A0\u00A0\nschema:creator<\/a> <http:\/\/experiment.worldcat.org\/entity\/work\/data\/28485856#Person\/hennessy_john_l<\/a>> ; # John L. Hennessy<\/span>\n\u00A0\u00A0\u00A0\nschema:datePublished<\/a> \"2014<\/span>\" ;\u00A0\u00A0\u00A0\nschema:description<\/a> \"Title page -- Cover -- Copyright -- Foreword -- Contents -- Preface -- Acknowledgements -- Chapter 1: Fundamentals of Computer Design -- Chapter 2: Instruction-Level Parallelism and Its Exploitation -- Chapter 3: Limits on Instruction-Level Parallelism -- Chapter 4: Multiprocessors and Thread-Level Parallelism -- Chapter 5: Memory Hierarchy Design -- Chapter 6: Storage Systems -- Appendix A Pipelining: Basic and Intermediate Concepts -- Appendix B Instruction Set Principles and Examples -- Appendix C Review of Memory Hierarchy -- References -- Index.<\/span>\"@en<\/a> ;\u00A0\u00A0\u00A0\nschema:description<\/a> \"The era of seemingly unlimited growth in processor performance is over: single chip architectures can no longer overcome the performance limitations imposed by the power they consume and the heat they generate. Today, Intel and other semiconductor firms are abandoning the single fast processor model in favor of multi-core microprocessors--chips that combine two or more processors in a single package. In the fourth edition of Computer Architecture, the authors focus on this historic shift, increasing their coverage of multiprocessors and exploring the most effective ways of achieving parallelism as the key to unlocking the power of multiple processor architectures. Additionally, the new edition has expanded and updated coverage of design topics beyond processor performance, including power, reliability, availability, and dependability. CD System RequirementsPDF ViewerThe CD material includes PDF documents that you can read with a PDF viewer such as Adobe, Acrobat or Adobe Reader. Recent versions of Adobe Reader for some platforms are included on the CD. HTML BrowserThe navigation framework on this CD is delivered in HTML and JavaScript. It is recommended that you install the latest version of your favorite HTML browser to view this CD. The content has been verified under Windows XP with the following browsers: Internet Explorer 6.0, Firefox 1.5; under Mac OS X (Panther) with the following browsers: Internet Explorer 5.2, Firefox 1.0.6, Safari 1.3; and under Mandriva Linux 2006 with the following browsers: Firefox 1.0.6, Konqueror 3.4.2, Mozilla 1.7.11. The content is designed to be viewed in a browser window that is at least 720 pixels wide. You may find the content does not display well if your display is not set to at least 1024x768 pixel resolution. Operating SystemThis CD can be used under any operating system that includes an HTML browser and a.<\/span>\"@en<\/a> ;\u00A0\u00A0\u00A0\nschema:description<\/a> \"PDF viewer. This includes Windows, Mac OS, and most Linux and Unix systems. Increased coverage on achieving parallelism with multiprocessors. Case studies of latest technology from industry including the Sun Niagara Multiprocessor, AMD Opteron, and Pentium 4. Three review appendices, included in the printed volume, review the basic and intermediate principles the main text relies upon. Eight reference appendices, collected on the CD, cover a range of topics including specific architectures, embedded systems, application specific processors--some guest authored by subject experts.<\/span>\"@en<\/a> ;\u00A0\u00A0\u00A0\nschema:exampleOfWork<\/a> <http:\/\/worldcat.org\/entity\/work\/id\/28485856<\/a>> ;\u00A0\u00A0\u00A0\nschema:genre<\/a> \"Electronic books<\/span>\"@en<\/a> ;\u00A0\u00A0\u00A0\nschema:inLanguage<\/a> \"en<\/span>\" ;\u00A0\u00A0\u00A0\nschema:isPartOf<\/a> <http:\/\/experiment.worldcat.org\/entity\/work\/data\/28485856#Series\/morgan_kaufmann_series_in_computer_architecture_and_design<\/a>> ; # Morgan Kaufmann Series in Computer Architecture and Design.<\/span>\n\u00A0\u00A0\u00A0\nschema:isPartOf<\/a> <http:\/\/experiment.worldcat.org\/entity\/work\/data\/28485856#Series\/the_morgan_kaufmann_series_in_computer_architecture_and_design<\/a>> ; # The Morgan Kaufmann Series in Computer Architecture and Design.<\/span>\n\u00A0\u00A0\u00A0\nschema:isSimilarTo<\/a> <http:\/\/worldcat.org\/entity\/work\/data\/28485856#CreativeWork\/computer_architecture_a_quantitative_approach<\/a>> ;\u00A0\u00A0\u00A0\nschema:name<\/a> \"Computer Architecture : a Quantitative Approach.<\/span>\"@en<\/a> ;\u00A0\u00A0\u00A0\nschema:productID<\/a> \"1039075510<\/span>\" ;\u00A0\u00A0\u00A0\nschema:publication<\/a> <http:\/\/www.worldcat.org\/title\/-\/oclc\/1039075510#PublicationEvent\/burlington_elsevier_science_2014<\/a>> ;\u00A0\u00A0\u00A0\nschema:publisher<\/a> <http:\/\/experiment.worldcat.org\/entity\/work\/data\/28485856#Agent\/elsevier_science<\/a>> ; # Elsevier Science<\/span>\n\u00A0\u00A0\u00A0\nschema:url<\/a> <http:\/\/qut.eblib.com.au\/patron\/FullRecord.aspx?p=291660<\/a>> ;\u00A0\u00A0\u00A0\nschema:workExample<\/a> <http:\/\/worldcat.org\/isbn\/9780080475028<\/a>> ;\u00A0\u00A0\u00A0\nwdrs:describedby<\/a> <http:\/\/www.worldcat.org\/title\/-\/oclc\/1039075510<\/a>> ;\u00A0\u00A0\u00A0\u00A0.\n\n\n<\/div>\n\n

Related Entities<\/h3>\n
<http:\/\/dewey.info\/class\/004.22\/<\/a>>\u00A0\u00A0\u00A0\u00A0a \nschema:Intangible<\/a> ;\u00A0\u00A0\u00A0\u00A0.\n\n\n<\/div>\n
<http:\/\/experiment.worldcat.org\/entity\/work\/data\/28485856#Agent\/elsevier_science<\/a>> # Elsevier Science<\/span>\n\u00A0\u00A0\u00A0\u00A0a \nbgn:Agent<\/a> ;\u00A0\u00A0\u00A0\nschema:name<\/a> \"Elsevier Science<\/span>\" ;\u00A0\u00A0\u00A0\u00A0.\n\n\n<\/div>\n
<http:\/\/experiment.worldcat.org\/entity\/work\/data\/28485856#Person\/hennessy_john_l<\/a>> # John L. Hennessy<\/span>\n\u00A0\u00A0\u00A0\u00A0a \nschema:Person<\/a> ;\u00A0\u00A0\u00A0\nschema:familyName<\/a> \"Hennessy<\/span>\" ;\u00A0\u00A0\u00A0\nschema:givenName<\/a> \"John L.<\/span>\" ;\u00A0\u00A0\u00A0\nschema:name<\/a> \"John L. Hennessy<\/span>\" ;\u00A0\u00A0\u00A0\u00A0.\n\n\n<\/div>\n
<http:\/\/experiment.worldcat.org\/entity\/work\/data\/28485856#Person\/patterson_david_a<\/a>> # David A. Patterson<\/span>\n\u00A0\u00A0\u00A0\u00A0a \nschema:Person<\/a> ;\u00A0\u00A0\u00A0\nschema:familyName<\/a> \"Patterson<\/span>\" ;\u00A0\u00A0\u00A0\nschema:givenName<\/a> \"David A.<\/span>\" ;\u00A0\u00A0\u00A0\nschema:name<\/a> \"David A. Patterson<\/span>\" ;\u00A0\u00A0\u00A0\u00A0.\n\n\n<\/div>\n
<http:\/\/experiment.worldcat.org\/entity\/work\/data\/28485856#Place\/burlington<\/a>> # Burlington<\/span>\n\u00A0\u00A0\u00A0\u00A0a \nschema:Place<\/a> ;\u00A0\u00A0\u00A0\nschema:name<\/a> \"Burlington<\/span>\" ;\u00A0\u00A0\u00A0\u00A0.\n\n\n<\/div>\n
<http:\/\/experiment.worldcat.org\/entity\/work\/data\/28485856#Series\/morgan_kaufmann_series_in_computer_architecture_and_design<\/a>> # Morgan Kaufmann Series in Computer Architecture and Design.<\/span>\n\u00A0\u00A0\u00A0\u00A0a \nbgn:PublicationSeries<\/a> ;\u00A0\u00A0\u00A0\nschema:hasPart<\/a> <http:\/\/www.worldcat.org\/oclc\/1039075510<\/a>> ; # Computer Architecture : a Quantitative Approach.<\/span>\n\u00A0\u00A0\u00A0\nschema:name<\/a> \"Morgan Kaufmann Series in Computer Architecture and Design.<\/span>\" ;\u00A0\u00A0\u00A0\u00A0.\n\n\n<\/div>\n
<http:\/\/experiment.worldcat.org\/entity\/work\/data\/28485856#Series\/the_morgan_kaufmann_series_in_computer_architecture_and_design<\/a>> # The Morgan Kaufmann Series in Computer Architecture and Design.<\/span>\n\u00A0\u00A0\u00A0\u00A0a \nbgn:PublicationSeries<\/a> ;\u00A0\u00A0\u00A0\nschema:hasPart<\/a> <http:\/\/www.worldcat.org\/oclc\/1039075510<\/a>> ; # Computer Architecture : a Quantitative Approach.<\/span>\n\u00A0\u00A0\u00A0\nschema:name<\/a> \"The Morgan Kaufmann Series in Computer Architecture and Design.<\/span>\" ;\u00A0\u00A0\u00A0\u00A0.\n\n\n<\/div>\n
<http:\/\/experiment.worldcat.org\/entity\/work\/data\/28485856#Topic\/computer_architecture<\/a>> # Computer architecture<\/span>\n\u00A0\u00A0\u00A0\u00A0a \nschema:Intangible<\/a> ;\u00A0\u00A0\u00A0\nschema:name<\/a> \"Computer architecture<\/span>\"@en<\/a> ;\u00A0\u00A0\u00A0\u00A0.\n\n\n<\/div>\n
<http:\/\/id.loc.gov\/vocabulary\/countries\/vtu<\/a>>\u00A0\u00A0\u00A0\u00A0a \nschema:Place<\/a> ;\u00A0\u00A0\u00A0\ndcterms:identifier<\/a> \"vtu<\/span>\" ;\u00A0\u00A0\u00A0\u00A0.\n\n\n<\/div>\n
<http:\/\/worldcat.org\/entity\/work\/data\/28485856#CreativeWork\/computer_architecture_a_quantitative_approach<\/a>>\u00A0\u00A0\u00A0\u00A0a \nschema:CreativeWork<\/a> ;\u00A0\u00A0\u00A0\nrdfs:label<\/a> \"Computer Architecture : A Quantitative Approach.<\/span>\" ;\u00A0\u00A0\u00A0\nschema:description<\/a> \"Print version:<\/span>\" ;\u00A0\u00A0\u00A0\nschema:isSimilarTo<\/a> <http:\/\/www.worldcat.org\/oclc\/1039075510<\/a>> ; # Computer Architecture : a Quantitative Approach.<\/span>\n\u00A0\u00A0\u00A0\u00A0.\n\n\n<\/div>\n
<http:\/\/worldcat.org\/isbn\/9780080475028<\/a>>\u00A0\u00A0\u00A0\u00A0a \nschema:ProductModel<\/a> ;\u00A0\u00A0\u00A0\nschema:isbn<\/a> \"0080475027<\/span>\" ;\u00A0\u00A0\u00A0\nschema:isbn<\/a> \"9780080475028<\/span>\" ;\u00A0\u00A0\u00A0\u00A0.\n\n\n<\/div>\n
<http:\/\/www.worldcat.org\/title\/-\/oclc\/1039075510<\/a>>\u00A0\u00A0\u00A0\u00A0a \ngenont:InformationResource<\/a>, genont:ContentTypeGenericResource<\/a> ;\u00A0\u00A0\u00A0\nschema:about<\/a> <http:\/\/www.worldcat.org\/oclc\/1039075510<\/a>> ; # Computer Architecture : a Quantitative Approach.<\/span>\n\u00A0\u00A0\u00A0\nschema:dateModified<\/a> \"2019-02-09<\/span>\" ;\u00A0\u00A0\u00A0\nvoid:inDataset<\/a> <http:\/\/purl.oclc.org\/dataset\/WorldCat<\/a>> ;\u00A0\u00A0\u00A0\u00A0.\n\n\n<\/div>\n
<http:\/\/www.worldcat.org\/title\/-\/oclc\/1039075510#PublicationEvent\/burlington_elsevier_science_2014<\/a>>\u00A0\u00A0\u00A0\u00A0a \nschema:PublicationEvent<\/a> ;\u00A0\u00A0\u00A0\nschema:location<\/a> <http:\/\/experiment.worldcat.org\/entity\/work\/data\/28485856#Place\/burlington<\/a>> ; # Burlington<\/span>\n\u00A0\u00A0\u00A0\nschema:organizer<\/a> <http:\/\/experiment.worldcat.org\/entity\/work\/data\/28485856#Agent\/elsevier_science<\/a>> ; # Elsevier Science<\/span>\n\u00A0\u00A0\u00A0\nschema:startDate<\/a> \"2014<\/span>\" ;\u00A0\u00A0\u00A0\u00A0.\n\n\n<\/div>\n\n

Content-negotiable representations<\/p>\n