Leakage in nanometer CMOS technologies (eBook, 2006) [WorldCat.org]
skip to content
Leakage in nanometer CMOS technologies Preview this item
ClosePreview this item

Leakage in nanometer CMOS technologies

Author: Siva G Narendra; Anantha P Chandrakasan
Publisher: New York : Springer, 2006.
Series: Series on integrated circuits and systems.
Edition/Format:   eBook : Document : EnglishView all editions and formats
Scaling transistors into the nanometer regime has resulted in a dramatic increase in MOS leakage (i.e., off-state) current. Threshold voltages of transistors have scaled to maintain performance at reduced power supply voltages. Leakage current has become a major portion of the total power consumption, and in many scaled technologies leakage contributes 30-50% of the overall power consumption under nominal operating  Read more...

(not yet rated) 0 with reviews - Be the first.

More like this

Find a copy in the library

&AllPage.SpinnerRetrieving; Finding libraries that hold this item...


Genre/Form: Electronic books
Additional Physical Format: Print version:
Leakage in nanometer CMOS technologies.
New York : Springer, 2006
(DLC) 2005932184
Material Type: Document, Internet resource
Document Type: Internet Resource, Computer File
All Authors / Contributors: Siva G Narendra; Anantha P Chandrakasan
ISBN: 9780387281339 0387281339 0387257373 9780387257372 6610616582 9786610616589
OCLC Number: 209908125
Description: 1 online resource (x, 307 pages) : illustrations
Contents: Taxonomy of leakage : sources, impact, and solutions --
Leakage dependence on input vector / Siva Narendra [and others] --
Power gating and dynamic voltage scaling / Benton Calhoun, James Kao, and Anantha Chandrakasan --
Methodologies for power gating / Kimiyoshi Usami and Takayasu Sakurai --
Body biasing / Tadahiro Kuroda and Takayasu Sakurai --
Process variation and adaptive design / Siva Narendra [and others] --
Memory leakage reduction / Takayuki Kawahara and Kiyoo Itoh --
Active leakage reduction and multi-performance devices / Siva Narendra [and others] --
Impact of leakage power and variation on testing / Ali Keshavarzi and Kaushik Roy --
Case study : leakage reduction in Hitachi/Renesas microprocessors / Masayuki Miyazaki, Hiroyuki Mizuno, and Takayuki Kawahara --
Case study : leakage reduction in the Intel Xscale microprocessor / Lawrence Clark --
Transistor design to reduce leakage / Sagar Suthram, Siva Narendra, and Scott Thompson.
Series Title: Series on integrated circuits and systems.
Responsibility: [ed. by] Siva G. Narendra, Anantha Chandrakasan.
More information:


Covers in detail promising solutions at the device, circuit, and architecture levels of abstraction after first explaining the sensitivity of the various MOS leakage sources to these conditions from  Read more...


User-contributed reviews
Retrieving GoodReads reviews...
Retrieving DOGObooks reviews...


Be the first.
Confirm this request

You may have already requested this item. Please select Ok if you would like to proceed with this request anyway.

Close Window

Please sign in to WorldCat 

Don't have an account? You can easily create a free account.