skip to content
PowerPC system architecture Preview this item
ClosePreview this item
Checking...

PowerPC system architecture

Author: Tom Shanley; MindShare, Inc.
Publisher: Reading, Mass. : Addison-Wesley Pub. Co., ©1995.
Series: PC system architecture series.
Edition/Format:   Print book : EnglishView all editions and formats
Rating:

(not yet rated) 0 with reviews - Be the first.

Subjects
More like this

Find a copy online

Links to this item

Find a copy in the library

&AllPage.SpinnerRetrieving; Finding libraries that hold this item...

Details

Additional Physical Format: Online version:
Shanley, Tom.
PowerPC system architecture.
Reading, Mass. : Addison-Wesley Pub. Co., ©1995
(OCoLC)624385852
Material Type: Internet resource
Document Type: Book, Internet Resource
All Authors / Contributors: Tom Shanley; MindShare, Inc.
ISBN: 0201409909 9780201409901
OCLC Number: 32754541
Notes: Includes index.
Description: xli, 609 pages : illustrations ; 24 cm.
Contents: I. Background and introduction. Technology background --
PowerPC system overview --
Processor microarchitecture overview --
Intro to powerPC processor spec. v. 1. PowerPC processor specification. II. User privilege level facilities. Applications registers --
Applications instructions --
Address modes, branch prediction --
Real and virtual paging models --
Cache management issues --
Misaligned transfers and performance --
Shared resource acquisition --
Memory usage bits (WIMG) --
Access order --
The timebase. III. The operating system, supervisor privilege level. Operating system registers --
Operating system instructions --
Address translation overview --
Virtual paging --
Block: large memory region --
I/O and memory-mapped I/O --
Interrupts --
The timebase and the decrementer --
Big vs. little-endian. V. 2. The powerPC 601 processor. IV. The powerPC 601 processor. PPC 601 microarchitecture overview --
601 User register and instruction set --
601 OS register and instruction set --
601 Processor startup state --
PPC 601 interrupts --
PPC 601 MMU operation --
Cache and memory unit --
Bus transaction causes --
PPC 601 split-bus concept --
PPC 601 memory address phase --
PPC 601 data phase --
PPC 601 I/O transactions --
601 External control transaction --
601 Relationship with the L2 cache --
601 Multiprocessor support --
Other PPC 601 bus signals. Appendices: Glossary --
PPC 601 signal glossary --
Power vs. power PC architecture --
Index.
Series Title: PC system architecture series.
Responsibility: MindShare, Inc. ; Tom Shanley.

Reviews

User-contributed reviews
Retrieving GoodReads reviews...
Retrieving DOGObooks reviews...

Tags

Be the first.
Confirm this request

You may have already requested this item. Please select Ok if you would like to proceed with this request anyway.

Linked Data


Primary Entity

<http://www.worldcat.org/oclc/32754541> # PowerPC system architecture
    a schema:Book, schema:CreativeWork ;
   library:oclcnum "32754541" ;
   library:placeOfPublication <http://id.loc.gov/vocabulary/countries/mau> ;
   library:placeOfPublication <http://experiment.worldcat.org/entity/work/data/36369324#Place/reading_mass> ; # Reading, Mass.
   schema:about <http://dewey.info/class/004.165/e20/> ;
   schema:about <http://experiment.worldcat.org/entity/work/data/36369324#Thing/microprocessors> ; # Microprocessors
   schema:about <http://id.worldcat.org/fast/872026> ; # Computer architecture
   schema:about <http://experiment.worldcat.org/entity/work/data/36369324#Topic/powerpc> ; # PowerPC
   schema:about <http://experiment.worldcat.org/entity/work/data/36369324#Topic/computerarchitectuur> ; # Computerarchitectuur
   schema:about <http://id.worldcat.org/fast/1074473> ; # PowerPC microprocessors
   schema:bookFormat bgn:PrintBook ;
   schema:contributor <http://viaf.org/viaf/130119974> ; # MindShare, Inc.
   schema:copyrightYear "1995" ;
   schema:creator <http://viaf.org/viaf/93561082> ; # Tom Shanley
   schema:datePublished "1995" ;
   schema:description "I. Background and introduction. Technology background -- PowerPC system overview -- Processor microarchitecture overview -- Intro to powerPC processor spec. v. 1. PowerPC processor specification. II. User privilege level facilities. Applications registers -- Applications instructions -- Address modes, branch prediction -- Real and virtual paging models -- Cache management issues -- Misaligned transfers and performance -- Shared resource acquisition -- Memory usage bits (WIMG) -- Access order -- The timebase. III. The operating system, supervisor privilege level. Operating system registers -- Operating system instructions -- Address translation overview -- Virtual paging -- Block: large memory region -- I/O and memory-mapped I/O -- Interrupts -- The timebase and the decrementer -- Big vs. little-endian."@en ;
   schema:description "V. 2. The powerPC 601 processor. IV. The powerPC 601 processor. PPC 601 microarchitecture overview -- 601 User register and instruction set -- 601 OS register and instruction set -- 601 Processor startup state -- PPC 601 interrupts -- PPC 601 MMU operation -- Cache and memory unit -- Bus transaction causes -- PPC 601 split-bus concept -- PPC 601 memory address phase -- PPC 601 data phase -- PPC 601 I/O transactions -- 601 External control transaction -- 601 Relationship with the L2 cache -- 601 Multiprocessor support -- Other PPC 601 bus signals. Appendices: Glossary -- PPC 601 signal glossary -- Power vs. power PC architecture -- Index."@en ;
   schema:exampleOfWork <http://worldcat.org/entity/work/id/36369324> ;
   schema:inLanguage "en" ;
   schema:isPartOf <http://experiment.worldcat.org/entity/work/data/36369324#Series/pc_system_architecture_series> ; # PC system architecture series.
   schema:isSimilarTo <http://www.worldcat.org/oclc/624385852> ;
   schema:name "PowerPC system architecture"@en ;
   schema:productID "32754541" ;
   schema:publication <http://www.worldcat.org/title/-/oclc/32754541#PublicationEvent/reading_mass_addison_wesley_pub_co_1995> ;
   schema:publisher <http://experiment.worldcat.org/entity/work/data/36369324#Agent/addison_wesley_pub_co> ; # Addison-Wesley Pub. Co.
   schema:url <http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=006973045&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA> ;
   schema:workExample <http://worldcat.org/isbn/9780201409901> ;
   umbel:isLike <http://bnb.data.bl.uk/id/resource/GB9634124> ;
   wdrs:describedby <http://www.worldcat.org/title/-/oclc/32754541> ;
    .


Related Entities

<http://experiment.worldcat.org/entity/work/data/36369324#Agent/addison_wesley_pub_co> # Addison-Wesley Pub. Co.
    a bgn:Agent ;
   schema:name "Addison-Wesley Pub. Co." ;
    .

<http://experiment.worldcat.org/entity/work/data/36369324#Series/pc_system_architecture_series> # PC system architecture series.
    a bgn:PublicationSeries ;
   schema:hasPart <http://www.worldcat.org/oclc/32754541> ; # PowerPC system architecture
   schema:name "PC system architecture series." ;
   schema:name "PC system architecture series" ;
    .

<http://experiment.worldcat.org/entity/work/data/36369324#Topic/computerarchitectuur> # Computerarchitectuur
    a schema:Intangible ;
   schema:name "Computerarchitectuur"@en ;
    .

<http://id.worldcat.org/fast/1074473> # PowerPC microprocessors
    a schema:Intangible ;
   schema:name "PowerPC microprocessors"@en ;
    .

<http://id.worldcat.org/fast/872026> # Computer architecture
    a schema:Intangible ;
   schema:name "Computer architecture"@en ;
    .

<http://viaf.org/viaf/130119974> # MindShare, Inc.
    a schema:Organization ;
   schema:name "MindShare, Inc." ;
    .

<http://viaf.org/viaf/93561082> # Tom Shanley
    a schema:Person ;
   schema:familyName "Shanley" ;
   schema:givenName "Tom" ;
   schema:name "Tom Shanley" ;
    .

<http://worldcat.org/isbn/9780201409901>
    a schema:ProductModel ;
   schema:isbn "0201409909" ;
   schema:isbn "9780201409901" ;
    .

<http://www.worldcat.org/oclc/624385852>
    a schema:CreativeWork ;
   rdfs:label "PowerPC system architecture." ;
   schema:description "Online version:" ;
   schema:isSimilarTo <http://www.worldcat.org/oclc/32754541> ; # PowerPC system architecture
    .


Content-negotiable representations

Close Window

Please sign in to WorldCat 

Don't have an account? You can easily create a free account.