skip to content
Self-Timed Control of Concurrent Processes : the Design of Aperiodic Logical Circuits in Computers and Discrete Systems Preview this item
ClosePreview this item
Checking...

Self-Timed Control of Concurrent Processes : the Design of Aperiodic Logical Circuits in Computers and Discrete Systems

Author: V I Varshavskiĭ
Publisher: Dordrecht : Springer Netherlands, 1990.
Series: Mathematics and Its Applications (Soviet Series),, 52.
Edition/Format:   eBook : Bibliographic data : English
Summary:
'Et moi ... ~ si j'avait su comment en revenir. One service mathematics has rendered thl je n'y serais point aile: human race. It has put common sense back where it belongs. on the topmost shelf nexl Jules Verne to the dusty canister labelled 'discarded non· The series is divergent; therefore we may be sense'. Eric T. Bell able to do something with it O. Heaviside Mathematics is a tool for thought. A highly  Read more...
Rating:

(not yet rated) 0 with reviews - Be the first.

Subjects
More like this

Find a copy online

Links to this item

Find a copy in the library

&AllPage.SpinnerRetrieving; Finding libraries that hold this item...

Details

Genre/Form: Electronic books
Additional Physical Format: Printed edition:
Material Type: Bibliographic data, Internet resource
Document Type: Internet Resource, Computer File
All Authors / Contributors: V I Varshavskiĭ
ISBN: 9789400904873 9400904878 9789401067058 9401067058
OCLC Number: 840304117
Language Note: English.
Description: 1 online resource (432 pages)
Contents: 1 Introduction --
2 Asynchronous processes and their interpretation --
2.1 Asynchronous processes --
2.2 Petri nets --
2.3 Signal graphs --
2.4 The Muller model --
2.5 Parallel asynchronous flow charts --
2.6 Asynchronous state machines --
2.7 Reference notations --
3 Self-synchronizing codes --
3.1 Preliminary definitions --
3.2 Direct-transition codes --
3.3 Two-phase codes --
3.4 Double-rail code --
3.5 Code with identifier --
3.6 Optimally balanced code --
3.7 On the code redundancy --
3.8 Differential encoding --
3.9 Reference notations --
4 Aperiodic circuits --
4.1 Two-phase implementation of finite state machine --
4.2 Completion indicators and checkers --
4.3 Synthesis of combinatorial circuits --
4.4 Aperiodic flip-flops --
4.5 Canonical aperiodic implementations of finite state machines --
4.6 Implementation with multiple phase signals --
4.7 Implementation with direct transitions --
4.8 On the definition of an aperiodic state machine --
4.9 Reference notations --
5 Circuit modelling of control flow --
5.1 The modelling of Petri nets --
5.2 The modelling of parallel asynchronous flow charts --
5.3 Functional completeness and synthesis of semi-modular circuits --
5.4 Synthesis of semi-modular circuits in limited bases --
5.5 Modelling pipeline processes --
5.6 Reference notations --
6 Composition of asynchronous processes and circuits --
6.1 Composition of asynchronous processes --
6.2 Composition of aperiodic circuits --
6.3 Algebra of asynchronous circuits --
6.4 Reference notations --
7 The matching of asynchronous processes and interface organization --
7.1 Matched asynchronous processes --
7.2 Protocol --
7.3 The matching asynchronous process --
7.4 The T2 interface --
7.5 Asynchronous interface organization --
7.6 Reference notations --
8 Analysis of asynchronous circuits and processes --
8.1 The reachability analysis --
8.2 The classification analysis --
8.3 The set of operational states --
8.4 The effect of non-zero wire delays --
8.5 Circuit Petri nets --
8.6 On the complexity of analysis algorithms --
8.7 Reference notations --
9 Anomalous behaviour of logical circuits and the arbitration problem --
9.1 Arbiters --
9.2 Oscillatory anomaly --
9.3 Meta-stability anomaly --
9.4 Designing correctly-operating arbiters --
9.5 'Bounded' arbiters and safe inertial delays --
9.6 Reference notations --
10 Fault diagnosis and self-repair in aperiodic circuits --
10.1 Totally self-checking combinational circuits --
10.2 Totally self-checking sequential machines --
10.3 Fault detection in autonomous circuits --
10.4 Self-repair organization for aperiodic circuits --
10.5 Reference notations --
11 Typical examples of aperiodic design modules --
11.1 The JK-flip-flop --
11.2 Registers --
11.3 Pipeline registers --
11.4 Converting single-rail signals into double-rail ones --
11.5 Counters --
11.6 Reference notations --
Editor's Epilogue --
References.
Series Title: Mathematics and Its Applications (Soviet Series),, 52.
Responsibility: edited by Victor I. Varshavsky.

Abstract:

'Et moi ... ~ si j'avait su comment en revenir. One service mathematics has rendered thl je n'y serais point aile: human race. It has put common sense back where it belongs. on the topmost shelf nexl Jules Verne to the dusty canister labelled 'discarded non· The series is divergent; therefore we may be sense'. Eric T. Bell able to do something with it O. Heaviside Mathematics is a tool for thought. A highly necessary tool in a world where both feedback and non· Iinearities abound. Similarly, all kinds of parts of mathematics serve as tools for other parts and fO! other sciences. Applying a simple rewriting rule to the quote on the right above one finds such statements as: 'One service topology has rendered mathematical physics .. .'; 'One service logic has rendered com· puter science ... '; 'One service category theory has rendered mathematics .. .'. All arguably true. And all statements obtainable this way form part of the raison d'etre of this series.

Reviews

User-contributed reviews
Retrieving GoodReads reviews...
Retrieving DOGObooks reviews...

Tags

Be the first.
Confirm this request

You may have already requested this item. Please select Ok if you would like to proceed with this request anyway.

Linked Data


Primary Entity

<http://www.worldcat.org/oclc/840304117> # Self-Timed Control of Concurrent Processes : the Design of Aperiodic Logical Circuits in Computers and Discrete Systems
    a schema:Book, schema:CreativeWork ;
    library:oclcnum "840304117" ;
    library:placeOfPublication <http://id.loc.gov/vocabulary/countries/ne> ;
    library:placeOfPublication <http://experiment.worldcat.org/entity/work/data/8913057219#Place/dordrecht> ; # Dordrecht
    rdfs:comment "Unknown 'gen' value: bdt" ;
    schema:about <http://id.worldcat.org/fast/872078> ; # Computer engineering
    schema:about <http://dewey.info/class/621.3815/e23/> ;
    schema:about <http://id.worldcat.org/fast/910312> ; # Engineering
    schema:about <http://id.worldcat.org/fast/1141455> ; # Systems engineering
    schema:about <http://id.worldcat.org/fast/872451> ; # Computer science
    schema:about <http://id.worldcat.org/fast/1012099> ; # Mathematical optimization
    schema:about <http://id.worldcat.org/fast/973149> ; # Information theory
    schema:bookFormat schema:EBook ;
    schema:creator <http://viaf.org/viaf/161259528> ; # Viktor Ilʹich Varshavskiĭ
    schema:datePublished "1990" ;
    schema:description "'Et moi ... ~ si j'avait su comment en revenir. One service mathematics has rendered thl je n'y serais point aile: human race. It has put common sense back where it belongs. on the topmost shelf nexl Jules Verne to the dusty canister labelled 'discarded non· The series is divergent; therefore we may be sense'. Eric T. Bell able to do something with it O. Heaviside Mathematics is a tool for thought. A highly necessary tool in a world where both feedback and non· Iinearities abound. Similarly, all kinds of parts of mathematics serve as tools for other parts and fO! other sciences. Applying a simple rewriting rule to the quote on the right above one finds such statements as: 'One service topology has rendered mathematical physics .. .'; 'One service logic has rendered com· puter science ... '; 'One service category theory has rendered mathematics .. .'. All arguably true. And all statements obtainable this way form part of the raison d'etre of this series."@en ;
    schema:description "1 Introduction -- 2 Asynchronous processes and their interpretation -- 2.1 Asynchronous processes -- 2.2 Petri nets -- 2.3 Signal graphs -- 2.4 The Muller model -- 2.5 Parallel asynchronous flow charts -- 2.6 Asynchronous state machines -- 2.7 Reference notations -- 3 Self-synchronizing codes -- 3.1 Preliminary definitions -- 3.2 Direct-transition codes -- 3.3 Two-phase codes -- 3.4 Double-rail code -- 3.5 Code with identifier -- 3.6 Optimally balanced code -- 3.7 On the code redundancy -- 3.8 Differential encoding -- 3.9 Reference notations -- 4 Aperiodic circuits -- 4.1 Two-phase implementation of finite state machine -- 4.2 Completion indicators and checkers -- 4.3 Synthesis of combinatorial circuits -- 4.4 Aperiodic flip-flops -- 4.5 Canonical aperiodic implementations of finite state machines -- 4.6 Implementation with multiple phase signals -- 4.7 Implementation with direct transitions -- 4.8 On the definition of an aperiodic state machine -- 4.9 Reference notations -- 5 Circuit modelling of control flow -- 5.1 The modelling of Petri nets -- 5.2 The modelling of parallel asynchronous flow charts -- 5.3 Functional completeness and synthesis of semi-modular circuits -- 5.4 Synthesis of semi-modular circuits in limited bases -- 5.5 Modelling pipeline processes -- 5.6 Reference notations -- 6 Composition of asynchronous processes and circuits -- 6.1 Composition of asynchronous processes -- 6.2 Composition of aperiodic circuits -- 6.3 Algebra of asynchronous circuits -- 6.4 Reference notations -- 7 The matching of asynchronous processes and interface organization -- 7.1 Matched asynchronous processes -- 7.2 Protocol -- 7.3 The matching asynchronous process -- 7.4 The T2 interface -- 7.5 Asynchronous interface organization -- 7.6 Reference notations -- 8 Analysis of asynchronous circuits and processes -- 8.1 The reachability analysis -- 8.2 The classification analysis -- 8.3 The set of operational states -- 8.4 The effect of non-zero wire delays -- 8.5 Circuit Petri nets -- 8.6 On the complexity of analysis algorithms -- 8.7 Reference notations -- 9 Anomalous behaviour of logical circuits and the arbitration problem -- 9.1 Arbiters -- 9.2 Oscillatory anomaly -- 9.3 Meta-stability anomaly -- 9.4 Designing correctly-operating arbiters -- 9.5 'Bounded' arbiters and safe inertial delays -- 9.6 Reference notations -- 10 Fault diagnosis and self-repair in aperiodic circuits -- 10.1 Totally self-checking combinational circuits -- 10.2 Totally self-checking sequential machines -- 10.3 Fault detection in autonomous circuits -- 10.4 Self-repair organization for aperiodic circuits -- 10.5 Reference notations -- 11 Typical examples of aperiodic design modules -- 11.1 The JK-flip-flop -- 11.2 Registers -- 11.3 Pipeline registers -- 11.4 Converting single-rail signals into double-rail ones -- 11.5 Counters -- 11.6 Reference notations -- Editor's Epilogue -- References."@en ;
    schema:exampleOfWork <http://worldcat.org/entity/work/id/8913057219> ;
    schema:genre "Electronic books"@en ;
    schema:inLanguage "en" ;
    schema:isPartOf <http://experiment.worldcat.org/entity/work/data/8913057219#Series/mathematics_and_its_applications_soviet_series_0169_6378> ; # Mathematics and Its Applications (Soviet Series), 0169-6378 ;
    schema:isPartOf <http://experiment.worldcat.org/entity/work/data/8913057219#Series/mathematics_and_its_applications_soviet_series> ; # Mathematics and Its Applications (Soviet Series), ;
    schema:isSimilarTo <http://worldcat.org/entity/work/data/8913057219#CreativeWork/> ;
    schema:name "Self-Timed Control of Concurrent Processes : the Design of Aperiodic Logical Circuits in Computers and Discrete Systems"@en ;
    schema:productID "840304117" ;
    schema:publication <http://www.worldcat.org/title/-/oclc/840304117#PublicationEvent/dordrecht_springer_netherlands_1990> ;
    schema:publisher <http://experiment.worldcat.org/entity/work/data/8913057219#Agent/springer_netherlands> ; # Springer Netherlands
    schema:url <http://dx.doi.org/10.1007/978-94-009-0487-3> ;
    schema:url <https://0-link-springer-com.pugwash.lib.warwick.ac.uk/10.1007/978-94-009-0487-3> ;
    schema:url <https://doi.org/10.1007/978-94-009-0487-3> ;
    schema:workExample <http://worldcat.org/isbn/9789401067058> ;
    schema:workExample <http://worldcat.org/isbn/9789400904873> ;
    schema:workExample <http://dx.doi.org/10.1007/978-94-009-0487-3> ;
    wdrs:describedby <http://www.worldcat.org/title/-/oclc/840304117> ;
    .


Related Entities

<http://experiment.worldcat.org/entity/work/data/8913057219#Agent/springer_netherlands> # Springer Netherlands
    a bgn:Agent ;
    schema:name "Springer Netherlands" ;
    .

<http://experiment.worldcat.org/entity/work/data/8913057219#Series/mathematics_and_its_applications_soviet_series> # Mathematics and Its Applications (Soviet Series), ;
    a bgn:PublicationSeries ;
    schema:hasPart <http://www.worldcat.org/oclc/840304117> ; # Self-Timed Control of Concurrent Processes : the Design of Aperiodic Logical Circuits in Computers and Discrete Systems
    schema:name "Mathematics and Its Applications (Soviet Series), ;" ;
    .

<http://experiment.worldcat.org/entity/work/data/8913057219#Series/mathematics_and_its_applications_soviet_series_0169_6378> # Mathematics and Its Applications (Soviet Series), 0169-6378 ;
    a bgn:PublicationSeries ;
    schema:hasPart <http://www.worldcat.org/oclc/840304117> ; # Self-Timed Control of Concurrent Processes : the Design of Aperiodic Logical Circuits in Computers and Discrete Systems
    schema:name "Mathematics and Its Applications (Soviet Series), 0169-6378 ;" ;
    .

<http://id.worldcat.org/fast/1012099> # Mathematical optimization
    a schema:Intangible ;
    schema:name "Mathematical optimization"@en ;
    .

<http://id.worldcat.org/fast/1141455> # Systems engineering
    a schema:Intangible ;
    schema:name "Systems engineering"@en ;
    .

<http://id.worldcat.org/fast/872078> # Computer engineering
    a schema:Intangible ;
    schema:name "Computer engineering"@en ;
    .

<http://id.worldcat.org/fast/872451> # Computer science
    a schema:Intangible ;
    schema:name "Computer science"@en ;
    .

<http://id.worldcat.org/fast/910312> # Engineering
    a schema:Intangible ;
    schema:name "Engineering"@en ;
    .

<http://id.worldcat.org/fast/973149> # Information theory
    a schema:Intangible ;
    schema:name "Information theory"@en ;
    .

<http://viaf.org/viaf/161259528> # Viktor Ilʹich Varshavskiĭ
    a schema:Person ;
    schema:familyName "Varshavskiĭ" ;
    schema:givenName "Viktor Ilʹich" ;
    schema:givenName "V. I." ;
    schema:name "Viktor Ilʹich Varshavskiĭ" ;
    .

<http://worldcat.org/entity/work/data/8913057219#CreativeWork/>
    a schema:CreativeWork ;
    schema:description "Printed edition:" ;
    schema:isSimilarTo <http://www.worldcat.org/oclc/840304117> ; # Self-Timed Control of Concurrent Processes : the Design of Aperiodic Logical Circuits in Computers and Discrete Systems
    .

<http://worldcat.org/isbn/9789400904873>
    a schema:ProductModel ;
    schema:isbn "9400904878" ;
    schema:isbn "9789400904873" ;
    .

<http://worldcat.org/isbn/9789401067058>
    a schema:ProductModel ;
    schema:isbn "9401067058" ;
    schema:isbn "9789401067058" ;
    .

<http://www.worldcat.org/title/-/oclc/840304117>
    a genont:InformationResource, genont:ContentTypeGenericResource ;
    schema:about <http://www.worldcat.org/oclc/840304117> ; # Self-Timed Control of Concurrent Processes : the Design of Aperiodic Logical Circuits in Computers and Discrete Systems
    schema:dateModified "2019-08-29" ;
    void:inDataset <http://purl.oclc.org/dataset/WorldCat> ;
    .


Content-negotiable representations

Close Window

Please sign in to WorldCat 

Don't have an account? You can easily create a free account.