Software and compilers for embedded systems : 7th international workshop, SCOPES 2003, Vienna, Austria, September 24-26, 2003 : proceedings (Libro-e, 2003) [WorldCat.org]
omitir hasta el contenido
Software and compilers for embedded systems : 7th international workshop, SCOPES 2003, Vienna, Austria, September 24-26, 2003 : proceedings Ver este material de antemano
CerrarVer este material de antemano
Chequeando…

Software and compilers for embedded systems : 7th international workshop, SCOPES 2003, Vienna, Austria, September 24-26, 2003 : proceedings

Autor: Andreas Krall
Editorial: Berlin ; New York : Springer, 2003.
Serie: Lecture notes in computer science, 2826.
Edición/Formato:   Libro-e : Documento : Publicación de conferencia : Inglés (eng)Ver todas las ediciones y todos los formatos
Resumen:
This book constitutes the refereed proceedings of the 7th International Workshop on Software and Compilers for Embedded Systems, SCOPES 2003, held in Vienna, Austria in September 2003. The 26 revised full papers presented were carefully reviewed and selected from 43 submissions. The papers are organized in topical sections on code size reduction, code selection, loop optimizations, automatic retargeting, system  Leer más
Calificación:

(todavía no calificado) 0 con reseñas - Ser el primero.

Temas
Más materiales como éste

Encontrar un ejemplar en la biblioteca

&AllPage.SpinnerRetrieving; Encontrando bibliotecas que tienen este material…

Detalles

Género/Forma: Electronic book
Electronic books
Conference papers and proceedings
Congresses
Formato físico adicional: Print version:SCOPES 2003 (2003 : Vienna, Austria)
Software and compilers for embedded systems : 7th international workshop, SCOPES 2003, Vienna, Austria, September 24-26, 2003 : proceedings
(OCoLC)53038179
Tipo de material: Publicación de conferencia, Documento, Recurso en Internet
Tipo de documento Recurso internet, Archivo de computadora
Todos autores / colaboradores: Andreas Krall
ISBN: 9783540399209 3540399208
Número OCLC: 58387084
Nota del idioma: English.
Descripción: 1 online resource (xi, 402 pages) : illustrations
Contenido: Invited Talk --
The Transmeta Crusoe: VLIW Embedded in CISC --
Code Size Reduction --
Limited Address Range Architecture for Reducing Code Size in Embedded Processors --
Predicated Instructions for Code Compaction --
Code Generation for a Dual Instruction Set Processor Based on Selective Code Transformation --
Code Selection --
Code Instruction Selection Based on SSA-Graphs --
A Code Selection Method for SIMD Processors with PACK Instructions --
Reconstructing Control Flow from Predicated Assembly Code --
Loop Optimizations --
Control Flow Analysis for Recursion Removal --
An Unfolding-Based Loop Optimization Technique --
Tailoring Software Pipelining for Effective Exploitation of Zero Overhead Loop Buffer --
Automatic Retargeting --
Case Studies on Automatic Extraction of Target-Specific Architectural Parameters in Complex Code Generation --
Extraction of Efficient Instruction Schedulers from Cycle-True Processor Models --
System Design --
A Framework for the Design and Validation of Efficient Fail-Safe Fault-Tolerant Programs --
A Case Study on a Component-Based System and Its Configuration --
Composable Code Generation for Model-Based Development --
Code Generation for Packet Header Intrusion Analysis on the IXP1200 Network Processor --
Register Allocation --
Retargetable Graph-Coloring Register Allocation for Irregular Architectures --
Fine-Grain Register Allocation Based on a Global Spill Costs Analysis --
Offset Assignment --
Unified Instruction Reordering and Algebraic Transformations for Minimum Cost Offset Assignment --
Improving Offset Assignment through Simultaneous Variable Coalescing --
Analysis and Profiling --
Transformation of Meta-Information by Abstract Co-interpretation --
Performance Analysis for Identification of (Sub- )Task-Level Parallelism in Java --
Towards Superinstructions for Java Interpreters --
Memory and Cache Optimizations --
Partitioning for DSP Software Synthesis --
Efficient Variable Allocation to Dual Memory Banks of DSPs --
Cache Behavior Modeling of Codes with Data-Dependent Conditionals --
FICO: A Fast Instruction Cache Optimizer.
Título de la serie: Lecture notes in computer science, 2826.
Responsabilidad: Andreas Krall (ed.).

Resumen:

This volume contains the proceedings of the 7th International Workshop on Software and Compilers for Embedded Systems, SCOPES 2003, held in Vienna, Austria, September 24-26, 2003.  Leer más

Reseñas

Reseñas contribuidas por usuarios
Recuperando reseñas de GoodReads…
Recuperando reseñas de DOGObooks…

Etiquetas

Ser el primero.
Confirmar este pedido

Ya ha pedido este material. Escoja OK si desea procesar el pedido de todos modos.

Cerrar ventana

Inicie una sesión con WorldCat 

¿No tienes una cuenta? Puede fácilmente crear una cuenta gratuita.