Software and compilers for embedded systems : 7th international workshop, SCOPES 2003, Vienna, Austria, September 24-26, 2003 : proceedings (Livre numérique, 2003) [WorldCat.org]
aller au contenu
Software and compilers for embedded systems : 7th international workshop, SCOPES 2003, Vienna, Austria, September 24-26, 2003 : proceedings Aperçu de cet ouvrage
FermerAperçu de cet ouvrage
Vérification...

Software and compilers for embedded systems : 7th international workshop, SCOPES 2003, Vienna, Austria, September 24-26, 2003 : proceedings

Auteur : Andreas Krall
Éditeur: Berlin ; New York : Springer, 2003.
Collection: Lecture notes in computer science, 2826.
Édition/format:   Livre numérique : Document : Publication de conférence : AnglaisVoir toutes les éditions et tous les formats
Résumé:
This book constitutes the refereed proceedings of the 7th International Workshop on Software and Compilers for Embedded Systems, SCOPES 2003, held in Vienna, Austria in September 2003. The 26 revised full papers presented were carefully reviewed and selected from 43 submissions. The papers are organized in topical sections on code size reduction, code selection, loop optimizations, automatic retargeting, system  Lire la suite...
Évaluation:

(pas encore évalué) 0 avec des critiques - Soyez le premier.

Sujets
Plus comme ceci

Trouver un exemplaire dans la bibliothèque

&AllPage.SpinnerRetrieving; Recherche de bibliothèques qui possèdent cet ouvrage...

Détails

Genre/forme: Electronic book
Electronic books
Conference papers and proceedings
Congresses
Format – détails additionnels: Print version:SCOPES 2003 (2003 : Vienna, Austria)
Software and compilers for embedded systems : 7th international workshop, SCOPES 2003, Vienna, Austria, September 24-26, 2003 : proceedings
(OCoLC)53038179
Type d’ouvrage: Publication de conférence, Document, Ressource Internet
Type de document: Ressource Internet, Fichier d'ordinateur
Tous les auteurs / collaborateurs: Andreas Krall
ISBN: 9783540399209 3540399208
Numéro OCLC: 58387084
Note sur la langue: English.
Description: 1 online resource (xi, 402 pages) : illustrations
Contenu: Invited Talk --
The Transmeta Crusoe: VLIW Embedded in CISC --
Code Size Reduction --
Limited Address Range Architecture for Reducing Code Size in Embedded Processors --
Predicated Instructions for Code Compaction --
Code Generation for a Dual Instruction Set Processor Based on Selective Code Transformation --
Code Selection --
Code Instruction Selection Based on SSA-Graphs --
A Code Selection Method for SIMD Processors with PACK Instructions --
Reconstructing Control Flow from Predicated Assembly Code --
Loop Optimizations --
Control Flow Analysis for Recursion Removal --
An Unfolding-Based Loop Optimization Technique --
Tailoring Software Pipelining for Effective Exploitation of Zero Overhead Loop Buffer --
Automatic Retargeting --
Case Studies on Automatic Extraction of Target-Specific Architectural Parameters in Complex Code Generation --
Extraction of Efficient Instruction Schedulers from Cycle-True Processor Models --
System Design --
A Framework for the Design and Validation of Efficient Fail-Safe Fault-Tolerant Programs --
A Case Study on a Component-Based System and Its Configuration --
Composable Code Generation for Model-Based Development --
Code Generation for Packet Header Intrusion Analysis on the IXP1200 Network Processor --
Register Allocation --
Retargetable Graph-Coloring Register Allocation for Irregular Architectures --
Fine-Grain Register Allocation Based on a Global Spill Costs Analysis --
Offset Assignment --
Unified Instruction Reordering and Algebraic Transformations for Minimum Cost Offset Assignment --
Improving Offset Assignment through Simultaneous Variable Coalescing --
Analysis and Profiling --
Transformation of Meta-Information by Abstract Co-interpretation --
Performance Analysis for Identification of (Sub- )Task-Level Parallelism in Java --
Towards Superinstructions for Java Interpreters --
Memory and Cache Optimizations --
Partitioning for DSP Software Synthesis --
Efficient Variable Allocation to Dual Memory Banks of DSPs --
Cache Behavior Modeling of Codes with Data-Dependent Conditionals --
FICO: A Fast Instruction Cache Optimizer.
Titre de collection: Lecture notes in computer science, 2826.
Responsabilité: Andreas Krall (ed.).

Résumé:

This volume contains the proceedings of the 7th International Workshop on Software and Compilers for Embedded Systems, SCOPES 2003, held in Vienna, Austria, September 24-26, 2003.  Lire la suite...

Critiques

Critiques d’utilisateurs
Récupération des critiques de GoodReads...
Récuperation des critiques DOGObooks…

Marqueurs

Soyez le premier.
Confirmez cette demande

Vous avez peut-être déjà demandé cet ouvrage. Veuillez sélectionner OK si vous voulez poursuivre avec cette demande quand même.

Fermer la fenêtre

Veuillez vous connecter à WorldCat 

Vous n’avez pas de compte? Vous pouvez facilement créer un compte gratuit.